Diodes Patents (Class 365/105)
-
Patent number: 7593249Abstract: Improved circuitry and methods for programming memory cells of a memory device are disclosed. The improved circuitry and methods operate to protect the memory cells from potentially damaging electrical energy that can be imposed during programming of the memory cells. Additionally, the improved circuitry and methods operate to detect when programming of the memory cells has been achieved. The improved circuitry and methods are particularly useful for programming non-volatile memory cells. In one embodiment, the memory device pertains to a semiconductor memory product, such as a semiconductor memory chip or a portable memory card.Type: GrantFiled: June 17, 2008Date of Patent: September 22, 2009Assignee: Sandisk 3D LLCInventors: Luca G. Fasoli, Tyler Thorp
-
Patent number: 7589989Abstract: Improved circuitry and methods operate to protect the memory cells from potentially damaging electrical energy that can be imposed during programming of the memory cells. Additionally, the improved circuitry and methods operate to detect when programming of the memory cells has been achieved. The improved circuitry and methods are particularly useful for programming non-volatile memory cells. In one embodiment, the memory device pertains to a semiconductor memory product, such as a semiconductor memory chip or a portable memory card.Type: GrantFiled: October 24, 2006Date of Patent: September 15, 2009Assignee: Sandisk 3D LLCInventors: Luca G. Fasoli, Tyler Thorp
-
Patent number: 7586773Abstract: An upward-pointing p-i-n diode formed of deposited silicon, germanium, or silicon-germanium is disclosed. The diode has a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. The top heavily doped p-type region is doped with arsenic, and the semiconductor material of the diode is crystallized in contact with an appropriate silicide, germanide, or silicide-germanide. A large array of such upward-pointing diodes can be formed with excellent uniformity of current across the array when a voltage above the turn-on voltage of the diodes is applied. This diode is advantageously used in a monolithic three dimensional memory array.Type: GrantFiled: March 27, 2007Date of Patent: September 8, 2009Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7573077Abstract: In accordance with an embodiment of the present invention, a thyristor-based semiconductor memory device may comprise an array of thyristor-based memory formed in an SOI wafer. A supporting substrate may be formed with a density of dopants sufficient to assist delivery of a bias level to the backside of an insulating layer beneath a thyristor. Such conductivity within the substrate may allow reliable back-gate control for the gain of a component bipolar device of the thyristor.Type: GrantFiled: May 4, 2005Date of Patent: August 11, 2009Assignee: T-RAM Semiconductor, Inc.Inventor: Maxim Ershov
-
Patent number: 7545019Abstract: An integrated circuit includes a logic portion including M conductive layers, a memory portion including N conductive layers, and at least one common top conductive layer over the logic portion and the memory portion. M is greater than N.Type: GrantFiled: June 7, 2007Date of Patent: June 9, 2009Assignee: Qimonda North America Corp.Inventors: Jan Boris Philipp, Thomas Happ, Thomas Nirschl
-
Publication number: 20090141535Abstract: Methods involve using a memory array having memory cells comprising a diode and an antifuse, in which the antifuse is made smaller and programmed at lower voltage by using an antifuse material having a higher dielectric constant and a higher acceleration factor than those of silicon dioxide, and in which the diode is made of a material having a lower band gap than that of silicon. Such memory arrays can be made to have long operating lifetimes by using the high acceleration factor and lower band gap materials. Antifuse materials having dielectric constants between 5 and 27, for example, hafnium silicon oxynitride or hafnium silicon oxide, are particularly effective. Diode materials with band gaps lower than that of silicon, such as germanium or a silicon-germanium alloy, are particularly effective.Type: ApplicationFiled: February 6, 2009Publication date: June 4, 2009Applicant: SANDISK 3D LLCInventors: Xiaoyu Yang, Roy E. Scheuerlein, Feng Li, Albert T. Meeks
-
Publication number: 20090116274Abstract: A one-time programmable memory array includes a first row conductor extending in a first row direction and disposed at a first elevation, a second row conductor extending in a second row direction and disposed at a second elevation and a column conductor extending in a column direction and disposed adjacent to the first row conductor and adjacent to the second row conductor. The array also includes a dielectric layer covering at least a portion of the column conductor, a fuse link coupled between the dielectric layer on the column conductor and the second row conductor.Type: ApplicationFiled: December 30, 2008Publication date: May 7, 2009Applicant: MACRONIX International Co., Ltd.Inventors: Kuan-Fu Chen, Yin-Jen Chen, Tzung-Ting Han, Ming-Shang Chen
-
Publication number: 20090109726Abstract: A high-speed, low-power memory device comprises an array of non-linear conductors wherein the storage, address decoding, and output detection are all accomplished with diodes or other non-linear conductors. In various embodiments, the row and column resistors are switchable between a high resistance when connected to a row or column that is non-selected, and a low resistance when connected to the selected row and column.Type: ApplicationFiled: October 29, 2007Publication date: April 30, 2009Inventor: Daniel R. Shepard
-
Patent number: 7518900Abstract: A memory capable of reducing the memory cell size is provided. This memory includes a plurality of memory cells including diodes, a plurality of bit lines and a first conductive type first impurity region arranged to intersect with the bit lines for functioning as first electrodes of the diodes included in the memory cells and a word line. The first impurity region is divided every bit line group formed by a prescribed number of bit lines along a direction intersecting with the extensional direction of the first impurity region.Type: GrantFiled: July 20, 2006Date of Patent: April 14, 2009Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada
-
Patent number: 7489535Abstract: This invention discloses a circuit trimming system that includes a one-time programmable memory (OTP). The OTP further includes a forward biased trim device connected between a voltage supply Vcc and a ground voltage wherein the Vcc having a reduced voltage substantially lower than a trimming voltage for a reversed biased device at ten volts or higher. The OTP further includes a drive circuit provided to select the OTP at a low current operating condition and for turning on a high trim current through the forward biased trim device for trimming and programming the OTP. The trimming system further includes a sense circuit connected across the forward biased trim device is for sensing a current and voltage of the forward biased trim device.Type: GrantFiled: October 28, 2006Date of Patent: February 10, 2009Assignee: Alpha & Omega Semiconductor Ltd.Inventor: Shekar Mallikararjunaswamy
-
Publication number: 20090034316Abstract: A memory includes a plurality of word lines, a plurality of bit lines so arranged as to intersect with the plurality of word lines, a plurality of memory cells arranged on positions where the word lines and the bit lines intersect with each other respectively and selection circuits connected to the bit lines, wherein the current driving ability of the selection circuits is different depending on positions where the bit lines are arranged.Type: ApplicationFiled: July 31, 2008Publication date: February 5, 2009Inventor: Kouichi Yamada
-
Patent number: 7474548Abstract: A semiconductor memory device includes: a memory cell array region formed in a semiconductor region of a first conductivity type and having a plurality of memory cells arranged in rows and columns; a plurality of word lines each of which collectively connects ones of the plurality of memory cells aligned in the same row; and a protective diode region formed in the semiconductor region to be separated from the memory cell array region. In the protective diode region, a protective diode element is constructed by making a junction between a first diffusion layer of a second conductivity type formed in the upper portion of the semiconductor region and the semiconductor region. Each of the word lines extends to the protective diode region and is brought into direct connection to the first diffusion layer of the second conductivity type, thereby making electrical connection to the protective diode element.Type: GrantFiled: December 13, 2006Date of Patent: January 6, 2009Assignee: Panasonic CorporationInventors: Yoshiya Moriyama, Yuji Harada, Keita Takahashi
-
Patent number: 7466586Abstract: Diode-based capacitor memory uses relatively small capacitor, and uses a diode as an access device instead of MOS transistor, wherein the diode has four terminals, the first terminal is connected to a word line, the second terminal is connected to the first plate of capacitor which serves as a storage node, the third terminal is floating, the fourth terminal is connected to a bit line, wherein the capacitor is formed between the first plate and the second plate, and a plate line is connected to the second plate, during write the storage node is coupled or not, depending on the state of the diode by changing the plate line, during read the diode serves as a sense amplifier as well to detect the storage node voltage whether it is forward bias or not, in this manner the capacitor does not drive heavily loaded bit line directly, instead, it drives lightly loaded second terminal, and then the diode sends binary results to a data latch including a current mirror which repeats the amount of current that the memory cType: GrantFiled: January 10, 2006Date of Patent: December 16, 2008Inventor: Juhan Kim
-
Patent number: 7436704Abstract: Non-volatile memory devices and a method thereof are provided. A non-volatile memory device according to an example embodiment of the present invention may include a first transistor including a source, a drain, and a control gate, a first storage node coupled to the first transistor, the first storage node configured to store information in a first manner, a first diode having a first end connected to the source of the transistor, the first diode configured to rectify a flow of current from the source of the transistor and a second storage node connected to a second end of the first diode, the second storage node configured to store information in a second manner.Type: GrantFiled: July 21, 2006Date of Patent: October 14, 2008Assignee: Samsung Electronics, Co. Ltd.Inventors: Won-Joo Kim, Sung-Jae Byun, Yoon-Dong Park, Eun-Hong Lee, Suk-Pil Kim, Jae-Woong Hyun
-
Publication number: 20080247213Abstract: Improved circuitry and methods for programming memory cells of a memory device are disclosed. The improved circuitry and methods operate to protect the memory cells from potentially damaging electrical energy that can be imposed during programming of the memory cells. Additionally, the improved circuitry and methods operate to detect when programming of the memory cells has been achieved. The improved circuitry and methods are particularly useful for programming non-volatile memory cells. In one embodiment, the memory device pertains to a semiconductor memory product, such as a semiconductor memory chip or a portable memory card.Type: ApplicationFiled: June 17, 2008Publication date: October 9, 2008Inventors: Luca G. Fasoli, Tyler Thorp
-
Patent number: 7429002Abstract: The invention relates to an electrical device with a logic circuit and with a storage medium which is connected to the logic circuit and in which data are stored. The storage medium is provided with a data link via which data can be read out outside the device with the aid of a reader. The storage medium can also be a RFID transponder to provide data via radio link to be read by a reader outside of the device.Type: GrantFiled: November 9, 2006Date of Patent: September 30, 2008Assignee: Siemens AktiengesellschaftInventor: Markus Donderer
-
Patent number: 7410838Abstract: A memory cell and a method of fabricating the same. A first conductive layer on a substrate is provided and a first type doped semiconductor layer is then formed on the first conductive layer. The first type doped semiconductor layer and the first conductive layer are patterned into a first line. A dielectric layer is formed on the substrate with an opening exposing the first line. A column comprising a second diode component, a buffer layer, and an anti-fuse layer is formed in the opening. A second line is formed connecting the column on the dielectric layer running generally perpendicularly to the first line.Type: GrantFiled: April 29, 2004Date of Patent: August 12, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Kern-Huat Ang
-
Patent number: 7397061Abstract: A lateral phase change cell may be formed over a semiconductor substrate. The lateral cell, in some embodiments, may be exposed to light so that the same cell may be addressed by both optical and electrical signals.Type: GrantFiled: November 29, 2006Date of Patent: July 8, 2008Assignee: Intel CorporationInventor: Brian G. Johnson
-
Patent number: 7391638Abstract: Improved circuitry and methods for programming memory cells of a memory device are disclosed. The improved circuitry and methods operate to protect the memory cells from potentially damaging electrical energy that can be imposed during programming of the memory cells. Additionally, the improved circuitry and methods operate to detect when programming of the memory cells has been achieved. The improved circuitry and methods are particularly useful for programming non-volatile memory cells. In one embodiment, the memory device pertains to a semiconductor memory product, such as a semiconductor memory chip or a portable memory card.Type: GrantFiled: October 24, 2006Date of Patent: June 24, 2008Assignee: SanDisk 3D LLCInventors: Luca G. Fasoli, Tyler Thorp
-
Patent number: 7379317Abstract: A memory array includes first and second sets of conductors and a plurality of memory-diodes, each connecting in a forward direction a conductor of the first set with a conductor of the second set. An electrical potential is applied across a selected memory-diode, from higher to lower potential in the forward direction, intended to program the selected memory-diode. During this intended programming, each other memory-diode in the array has provided thereacross in the forward direction thereof an electrical potential lower than its threshold voltage. The threshold voltage of each memory-diode can be established by applying an electrical potential across that memory-diode from higher to lower potential in the reverse direction. By so establishing a sufficient threshold voltage, and by selecting appropriate electrical potentials applied to conductors of the array, problems related to current leakage and disturb are avoided.Type: GrantFiled: December 23, 2004Date of Patent: May 27, 2008Assignee: Spansion LLCInventors: Colin S. Bill, Swaroop Kaza, Tzu-Ning Fang, Stuart Spitzer
-
Patent number: 7376008Abstract: One of the simplest forms of data storage devices is the diode array storage device. However, a problem with diode array storage devices is that as the size of the array increases, the number of non-addressed diodes connected between a given selected row or column of the array and the non-addressed columns or rows of the array, respectively, also becomes very large. While the leakage current through any one non-addressed diode on the selected row or column will have little impact on the operation of the device, the cumulative leakage through multiple thousands of non-addressed diodes can become significant. This aggregate leakage current can become great enough that the output voltage can be shifted such that the threshold for distinguishing between a one state and a zero state of the addressed diode location can become obscured and can result in a misreading of the addressed diode location. The present invention is a means to manage the leakage currents in a diode array storage device.Type: GrantFiled: August 6, 2004Date of Patent: May 20, 2008Assignee: Contour Seminconductor, Inc.Inventor: Daniel Robert Shepard
-
Publication number: 20080025062Abstract: A method for using a mixed-use memory array with different data states is disclosed. In one preferred embodiment, a memory array is provided comprising a plurality of memory cells, each memory cell comprising a memory element comprising a switchable resistance material configurable to one of at least three resistivity states. A first set of memory cells uses X resistivity states to represent X respective data states, and a second set of memory cells uses Y resistivity states to represent Y respective data states, wherein X?Y.Type: ApplicationFiled: July 31, 2006Publication date: January 31, 2008Inventors: Roy E. Scheuerlein, Christopher J. Petti
-
Patent number: 7310266Abstract: A DAC having a memory mat including a plurality of first memory cells, and a plurality of output lines connected to the plurality of first memory cells. Each of the plurality of memory cells has a first memory portion including bipolar transistors and storing information in non-volatility based on whether a junction of the bipolar transistors is destroyed or not, and a second memory portion connected to the first memory portion and for outputting information to corresponding one of the plurality of output lines. The DAC has a first mode in which information is transferred from the first memory portions to the second memory portions when the information is written into the second memory portions, and a second mode in which the second memory portions are specified externally and information is written into the second memory portions.Type: GrantFiled: April 25, 2006Date of Patent: December 18, 2007Assignee: Hitachi, Ltd.Inventors: Ryusuke Sahara, Mitsugu Kusunoki, Kazutaka Mori, Hiroshige Kogayu
-
Patent number: 7310264Abstract: A composite rectifying charge storage device, consisting of a rectifier and capacitor which share common elements, is provided in a memory circuit or memory cell. In one form, the memory cell is adapted for alternative operation as a random access memory (RAM) or as a read only memory (ROM).Type: GrantFiled: March 16, 2006Date of Patent: December 18, 2007Assignee: Precision Dynamics CorporationInventors: Michael L. Beigel, John Leipper
-
Patent number: 7289349Abstract: A memory device having a memory portion connected in series with a threshold device between. The memory portion stores at least one bit of data based on at least two resistance states. The threshold device is configured to switch from a high resistance state to a low resistance state upon application of a voltage and, when the voltage is removed, to re-assume the high resistance state. Additionally, the threshold device can be configured to switch in response to both negative and positive applied voltages across the first and second electrodes. Memory elements having a memory portion and threshold device between first and second electrodes and methods for forming the memory elements are also provided.Type: GrantFiled: November 20, 2006Date of Patent: October 30, 2007Assignee: Micron Technology, Inc.Inventors: Kristy A. Campbell, Jon Daley, Joseph F. Brooks
-
Patent number: 7277313Abstract: A memory device having a memory portion connected in series with a threshold device between. The memory portion stores at least one bit of data based on at least two resistance states. The threshold device is configured to switch from a high resistance state to a low resistance state upon application of a voltage and, when the voltage is removed, to re-assume the high resistance state. Additionally, the threshold device can be configured to switch in response to both negative and positive applied voltages across the first and second electrodes. Memory elements having a memory portion and threshold device between first and second electrodes and methods for forming the memory elements are also provided.Type: GrantFiled: August 31, 2005Date of Patent: October 2, 2007Assignee: Micron Technology, Inc.Inventors: Kristy A. Campbell, Jon Daley, Joseph F. Brooks
-
Patent number: 7254053Abstract: Systems and methodologies for programming a memory cell having a functional or selective conductive layer are provided. The functional zone can include active, and/or passive and/or barrier layers. The system includes a controller that can actively trace conditions associated with such programming. In one aspect of the present invention, by providing an external stimulus, an associated electrical or optical property associated with the memory cell is affected. Such property is then compared to a predetermined value to set/verify a programming state for the memory cell. The external stimulus can then be removed upon completion of the programming, or reduced to a verifying state to read information. The memory cell can include alternating layers of active, passive, diode, and barrier layers positioned between at least two electrodes.Type: GrantFiled: February 11, 2004Date of Patent: August 7, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Juri Heinrich Krieger, Nikolay Fedorovich Yudanov
-
Patent number: 7248518Abstract: The invention includes an apparatus and method of selecting memory cells within a memory array. The method includes receiving a memory cell address. A column address and a row address are generated from the memory cell address. Row select lines or column select lines are pre-charged. A self-timed charging circuit is initiated to provide an adequate amount of time to charge a selected row, and to initiate elimination of static current flowing to unselected rows after a self-timed delay. The other of the row select lines or the column select lines are then pre-charged. Memory cells are selected based upon the column address and the row address. One of two states of the memory cells can be based upon sensing threshold voltages of sense lines that correspond with the selected memory cells.Type: GrantFiled: May 12, 2005Date of Patent: July 24, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Joseph Ku, James Robert Eaton
-
Publication number: 20070165443Abstract: An image sensor IC may have a non-volatile memory for several functions. The functions may include storing control parameters for a camera autofocus module, part tracking data, and data for defect correction or color science. The non-volatile memory can in particular be an antifuse non-volatile memory, which may not need special light shielding.Type: ApplicationFiled: January 16, 2007Publication date: July 19, 2007Applicant: STMicroelectronics (Research & Development) LimitedInventor: Justin RICHARDSON
-
Patent number: 7242607Abstract: Floating plate memory includes a diode as an access device, wherein the diode has four terminals, the first terminal serves as a word line, the second terminal serves as a storage node, the third terminal is floating, and the fourth terminal serves as a bit line; a floating plate capacitor serves as a storage device, wherein the capacitor includes three plates, the first plate is connected to the storage node, the second plate is floating and the third plate is connected to a plate line; when write, the diode determines whether the storage node is coupled or not by raising the plate line; when read, the diode serves as a sense amplifier to detect the storage node voltage whether it is forward bias or not, and the diode sends binary results to a data latch including a current mirror; and the memory is formed on the bulk and SOI wafer.Type: GrantFiled: February 1, 2006Date of Patent: July 10, 2007Inventor: Juhan Kim
-
Patent number: 7218550Abstract: A magnetic storage device comprises an array of magnetic memory cells (50). Each cell (50) has, in electrical series connection, a magnetic tunnel junction (MTJ) (30) and a Zener diode (40). The MTJ (30) comprises, in sequence, a fixed ferromagnetic layer (FMF) (32), a non-magnetic spacer layer (33), a tunnel barrier layer (34), a further spacer layer (35), and a soft ferromagnetic layer (FMS) (36) that can change the orientation of its magnetic moment. The material type and thickness of each layer in the MTJ (30) is selected so that the cell (50) can be written by applying a voltage across the cell, which sets the orientation of the magnetic moments of the FMF (32) and FMS (36) relative to one another. The switching is effected by means of an induced exchange interaction between the FMS and FMF mediated by the tunneling of spin-polarised electrons in the MTJ (30).Type: GrantFiled: June 24, 2004Date of Patent: May 15, 2007Inventors: Nikolai Franz Gregor Schwabe, Carsten Heide, Roger James Elliott
-
Patent number: 7215564Abstract: A programmable metallization memory cell with a storage region (3) formed from a chalcogenide glass and an electrode (4) which is preferably silver is located at the crossing point of a respective bit line (1) and a respective word line (2). There is a pn junction between the bit lines (1) and the chalcogenide glass.Type: GrantFiled: April 27, 2005Date of Patent: May 8, 2007Assignee: Infineon Technologies AGInventors: Thomas D. Happ, Ralf Symanczyk
-
Patent number: 7209384Abstract: A capacitor memory is realized, wherein a capacitor stores data and a diode controls to store data “1” or “0”. Diode has four terminals wherein first terminal serves as word line, second terminal serves as storage node, third terminal is floating, and fourth terminal serves as bit line, wherein back channel effect is suppressed adding additional ions in the bottom side of third terminal or applying negative voltage in the well or substrate. A capacitor plate couples to second terminal, which plate has no coupling region to first, third and fourth terminal. With no coupling, the inversion layer of plate in the storage node is isolated from the adjacent nodes. In doing so, the plate can swing ground level to positive supply level to write. As a result, no negative generator is required for controlling plate. Word line and bit line keep ground level during standby, and rise to supply level for read or write operation.Type: GrantFiled: December 8, 2005Date of Patent: April 24, 2007Inventor: Juhan Kim
-
Patent number: 7196926Abstract: A capacitor memory is realized, wherein a capacitor stores data and a diode controls to store data “1” or “0”. Diode has four terminals wherein first terminal serves as word line, second terminal serves as storage node, third terminal is floating, fourth terminal serves as bit line, at least one of the terminals is formed vertically, which diode is formed from silicon, metal or compound materials. The cell is isolated from well or substrate, and the height of cell is close to that of control circuit. A capacitor plate couples to second terminal, which plate has no coupling region to first, third and fourth terminal. With no coupling, the inversion layer of plate in the storage node is isolated from the adjacent nodes. In doing so, the plate can swing ground level to positive supply level to write. As a result, no negative generator is required for controlling plate. Word line and bit line keep ground level during standby, and rise to supply level for read or write operation.Type: GrantFiled: December 11, 2005Date of Patent: March 27, 2007Inventor: Juhan Kim
-
Patent number: 7177181Abstract: A memory array includes a sensing circuit for sensing bit line current while keeping the voltage of the selected bit line substantially unchanged. The word lines and bit lines are biased so that essentially no bias voltage is impressed across half-selected memory cells, which substantially eliminates leakage current through half-selected memory cells. The bit line current which is sensed arises largely from only the current through the selected memory cell. A noise detection line in the memory array reduces the effect of coupling from unselected word lines to the selected bit line. In a preferred embodiment, a three-dimensional memory array having a plurality of rail-stacks forming bit lines on more than one layer, includes at least one noise detection line associated with each layer of bit lines. A sensing circuit is connected to a selected bit line and to its associated noise detection line.Type: GrantFiled: June 29, 2001Date of Patent: February 13, 2007Assignee: SanDisk 3D LLCInventor: Roy E. Scheuerlein
-
Patent number: 7161167Abstract: A lateral phase change cell may be formed over a semiconductor substrate. The lateral cell, in some embodiments, may be exposed to light so that the same cell may be addressed by both optical and electrical signals.Type: GrantFiled: August 4, 2003Date of Patent: January 9, 2007Assignee: Intel CorporationInventor: Brian G. Johnson
-
Patent number: 7145255Abstract: A programmable element includes a diode and a programmable structure formed in a polysilicon layer isolated from a semiconductor substrate by a dielectric layer. The diode includes a first region and a second region of opposite conductivity types. The programmable structure includes a third region and a fourth region of opposite conductivity types. The first region of the diode and the third region of the programmable structure are electrically connected. In operation, the programmable structure is programmed to a low impedance state when a voltage exceeding a first breakdown voltage of the programmable structure is applied to reverse bias the programmable structure. The programmable element can be used to form a programmable array having very low parasitic capacitance, enabling the realization of a large and ultra fast programmable logic array.Type: GrantFiled: August 26, 2004Date of Patent: December 5, 2006Assignee: Micrel, IncorporatedInventors: Robert C. Lutz, Thomas S. Wong
-
Patent number: 7088613Abstract: A method for controlling current fluctuations during read and program operations in a memory structure is provided. The method includes applying a first voltage to a first gate of a word line decoder transistor. The method further includes applying a second voltage to a second gate of a bit line decoder transistor such that the first voltage is greater than the second voltage. The method also includes maintaining the source voltage of the bit line decoder transistor at about zero.Type: GrantFiled: May 14, 2004Date of Patent: August 8, 2006Assignee: Macronix International Co., Ltd.Inventors: Hang-Ting Lue, Ming-Hsiu Lee
-
Patent number: 7042751Abstract: The present invention relates to a memory and an information apparatus and more specifically realizes a memory having large capacity through a simplified process and an information apparatus utilizing the same memory by generating the data cell region with a process that is different from the process used to generate the system region to control the data cells.Type: GrantFiled: March 31, 2005Date of Patent: May 9, 2006Assignee: Sony CorporationInventor: Katsuhisa Aratani
-
Patent number: 7031203Abstract: A DRAM memory cell uses a single transistor to perform the data storage and switching functions of a conventional cell. The transistor has a floating channel body which stores a potential that corresponds to one of two digital data values. The transistor further includes a gate connected to a first word line, a drain connected to a second word line, and a source connected to a bit line. By setting the word and bit lines to specific voltage states, the channel body stores a digital one potential as a result of impact ionization and a digital zero value as a result of forward bias of body-to-source junction.Type: GrantFiled: February 28, 2005Date of Patent: April 18, 2006Assignee: Intel CorporationInventors: Stephen Tang, Ali Keshavarzi, Dinesh Somasekhar, Fabrice Paillet, Muhammad Khellah, Yibin Ye, Vivek De
-
Patent number: 7031185Abstract: A resistive cross point memory cell array comprising a plurality of word lines, a plurality of bit lines, a plurality of cross points formed by the word lines and the bit lines, and a plurality of memory cells, each of the memory cells being located at a different one of the cross points, wherein a first bit line comprises a distributed series diode along an entire length of the bit line such that each of the associated memory cells located along the first bit line is coupled between the distributed series diode and an associated word line.Type: GrantFiled: June 30, 2005Date of Patent: April 18, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Frederick A. Perner, Andrew L. VanBrocklin, Warren B. Jackson
-
Patent number: 7031182Abstract: A composite rectifying charge storage device, consisting of a rectifier and capacitor which share common elements, is provided in a memory circuit or memory cell. In one form, the memory cell is adapted for alternative operation as a random access memory (RAM) or as a read only memory (ROM).Type: GrantFiled: July 1, 2003Date of Patent: April 18, 2006Inventors: Michael L. Beigel, John Leipper
-
Patent number: 6995446Abstract: A phase change memory may be made using an isolation diode in the form of a Shottky diode between a memory cell and a word line. To reduce the leakage currents associated with the Shottky diode, a guard ring may be utilized.Type: GrantFiled: December 13, 2002Date of Patent: February 7, 2006Assignee: Ovonyx, Inc.Inventors: Ilya Karpov, Manzur Gill
-
Patent number: 6980457Abstract: A thyristor-based semiconductor device is formed having a thyristor, a pass device and an emitter region buried in a substrate and below at least one other vertically-arranged contiguous region of the thyristor that is at least partially below an upper surface of the substrate. According to an example embodiment of the present invention, a conductor, such as a polysilicon pillar formed in a trench, extends through the substrate and to the buried emitter region of the thyristor. In one implementation, a portion of the conductor includes a reduced-resistance material, such as a salicide, that is adapted to reduce the resistance of an electrical connection made to the buried emitter region via the conductor. This is particularly useful, for example, in connecting the buried emitter region to a power supply at a reduced resistance (e.g., as compared to the resistance that would be exhibited, were the reduced-resistance material not present).Type: GrantFiled: November 6, 2002Date of Patent: December 27, 2005Assignee: T-RAM, Inc.Inventors: Andrew Horch, Scott Robins
-
Patent number: 6965522Abstract: A tunneling diode magnetic junction memory that eliminates the need for a separate semiconductor diode is disclosed. The diode is formed by an insulating layer that is located between a free magnetic layer and a pinned magnetic layer. The present invention further discloses a method of reading the contents of a memory cell in a bi-directional manner in order to extend a storage life of the memory cell.Type: GrantFiled: March 17, 2004Date of Patent: November 15, 2005Assignee: Macronix International Co., Ltd.Inventors: Hsiang-Lan Lung, Ruichen Liu
-
Patent number: 6958946Abstract: A memory storage device includes a memory cell configurable to have at least a first conductive state and includes a first and second conductor each electrically coupled to the memory cell. A regulation circuit is configured to regulate a sense voltage on the second conductor to be independent of a current conducted through the first conductor when the memory cell is configured to have the first conductive state.Type: GrantFiled: October 2, 2002Date of Patent: October 25, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Andrew L. Van Brocklin, Peter Fricke, John M. da Cunha
-
Patent number: 6943395Abstract: A phase random access memory including a plurality of access transistors, each access transistor including a drain region, and a phase-changeable film shared by the plurality of access transistors. The phase-changeable film is connected to a bitline through a first electrode and connected to each respective drain region through at least one of a plurality of second electrodes.Type: GrantFiled: March 22, 2004Date of Patent: September 13, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Hyung-Rok Oh, Beak-Hyung Cho, Du-Eung Kim, Woo-Yeong Cho
-
Patent number: 6940770Abstract: The invention includes an apparatus and method of selecting memory cells within a memory array. The method includes receiving a memory cell address. A column address and a row address are generated from the memory cell address. Row select lines or column select lines are pre-charged. A self-timed charging circuit is initiated to provide an adequate amount of time to charge a selected row, and to initiate elimination of static current flowing to unselected rows after a self-timed delay. The other of the row select lines or the column select lines are then pre-charged. Memory cells are selected based upon the column address and the row address. One of two states of the memory cells can be based upon sensing threshold voltages of sense lines that correspond with the selected memory cells.Type: GrantFiled: January 21, 2003Date of Patent: September 6, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Joseph Ku, James Robert Eaton
-
Patent number: 6937495Abstract: A memory array includes a sensing circuit for sensing bit line current while keeping the voltage of the selected bit line substantially unchanged. The word lines and bit lines are biased so that essentially no bias voltage is impressed across half-selected memory cells, which substantially eliminates leakage current through half-selected memory cells. The bit line current which is sensed arises largely from only the current through the selected memory cell. A noise detection line in the memory array reduces the effect of coupling from unselected word lines to the selected bit line. In a preferred embodiment, a three-dimensional memory array having a plurality of rail-stacks forming bit lines on more than one layer, includes at least one noise detection line associated with each layer of bit lines. A sensing circuit is connected to a selected bit line and to its associated noise detection line.Type: GrantFiled: September 24, 2002Date of Patent: August 30, 2005Assignee: Matrix Semiconductor, Inc.Inventor: Roy E. Scheuerlein
-
Patent number: 6937509Abstract: A resistive cross point memory cell array comprising a plurality of word lines, a plurality of bit lines, a plurality of cross points formed by the word lines and the bit lines, and a plurality of memory cells, each of the memory cells being located at a different one of the cross points, wherein a first bit line comprises a distributed series diode along an entire length of the bit line such that each of the associated memory cells located along the first bit line is coupled between the distributed series diode and an associated word line.Type: GrantFiled: September 8, 2003Date of Patent: August 30, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Frederick A. Perner, Andrew L. VanBrocklin, Warren B. Jackson