Diodes Patents (Class 365/175)
-
Patent number: 8878236Abstract: In a first embodiment, an ultra-fast breakover diode has a turn on time TON that is less than 0.3 microseconds, where the forward breakover voltage is greater than +400 volts and varies less than one percent per ten degrees Celsius change. In a second embodiment, a breakover diode has a reverse breakdown voltage that is greater, in absolute magnitude, than the forward breakover voltage, where the forward breakover voltage is greater than +400 volts. In a third embodiment, a string of series-connected breakover diode dice is provided, along with a resistor string, in a packaged circuit. The packaged circuit acts like a single breakover diode having a large forward breakover voltage and a comparably large reverse breakdown voltage, even though the packaged circuit includes no discrete high voltage reverse breakdown diode. The packaged circuit is usable to supply a triggering current to a thyristor in a voltage protection circuit.Type: GrantFiled: May 10, 2013Date of Patent: November 4, 2014Assignee: IXYS CorporationInventor: Subhas Chandra Bose Jayappa Veeramma
-
Patent number: 8879314Abstract: Memory cell comprising two conductors, with a serially connected magnetic storage element and a Schottky diode between the two conductors. The Schottky diode provides a unidirectional conductive path between the two conductors and through the element. The Schottky diode is formed between a metal layer in one of the two conductors and a processed junction layer. Methods for process and for operation of the memory cell are also disclosed. The memory cell using the Schottky diode can be designed for high speed operation and with high density of integration. Advantageously, the junction layer can also be used as a hard mask for defining the individual magnetic storage element in the memory cell. The memory cell is particularly useful for magnetic random access memory (MRAM) circuits.Type: GrantFiled: June 6, 2011Date of Patent: November 4, 2014Assignee: III Holdings 1, LLCInventor: Krishnakumar Mani
-
Patent number: 8872686Abstract: The present disclosure relates to a method and architecture to minimize a transient glitch within a current digital-to-analog converter (DAC) comprising an array of identical current unit cells. The current DAC is configured with individual column decoders for even and odd rows of current unit cells, thus allowing for independent control of adjacent rows. The even row and odd row column decoders further comprise thermal decoders with coupled timing encoding which establishes synergy between an adjacent pair of rows. As current units cells within an active row are activated across the row by a counting up of a first column decoder, the current units cells within a next row adjacent the active row are returned to an initial state of the active row by counting down in a second column decoder. Other devices and methods are also disclosed.Type: GrantFiled: April 8, 2013Date of Patent: October 28, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Yu Chou, Wei Lun Tao, Shang-Fu Yeh, Yi-Che Chen, Calvin Yi-Ping Chao
-
Patent number: 8867267Abstract: Some embodiments include memory devices having a wordline, a bitline, a memory element selectively configurable in one of three or more different resistive states, and a diode configured to allow a current to flow from the wordline through the memory element to the bitline responsive to a voltage being applied across the wordline and the bitline and to decrease the current if the voltage is increased or decreased. Some embodiments include memory devices having a wordline, a bitline, memory element selectively configurable in one of two or more different resistive states, a first diode configured to inhibit a first current from flowing from the bitline to the wordline responsive to a first voltage, and a second diode comprising a dielectric material and configured to allow a second current to flow from the wordline to the bitline responsive to a second voltage.Type: GrantFiled: November 9, 2011Date of Patent: October 21, 2014Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 8842491Abstract: A system and method for operating a unipolar memory cell array including a bidirectional access diode. The system includes a column voltage switch electrically coupled to a plurality of column voltages. The column voltage switch includes an output electrically coupled to the bidirectional access diode. The plurality of column voltages includes at least one select column voltage and one deselect column voltage. The system includes a row voltage switch electrically coupled to a plurality of row voltages. The row voltage switch includes an output electrically coupled to the bidirectional access diode. The plurality of row voltages includes at least one select row voltage and one deselect row voltage. The system includes a column and row decoder electrically coupled to a select line of the column and row voltage switches, respectively.Type: GrantFiled: July 17, 2012Date of Patent: September 23, 2014Assignee: International Business Machines CorporationInventors: Kailash Gopalakrishnan, Chung H. Lam, Jing Li, Robert K. Montoye
-
Patent number: 8842462Abstract: A resistive random access memory (RRAM) device and operating method are disclosed herein. The RRAM device includes at least one RRAM cell and a control circuit. The RRAM cell includes a bottom electrode, an amorphous Indium-Gallium-Zinc-Oxide (a-IGZO) layer, a Ti layer and a top electrode. The a-IGZO layer is disposed on the bottom layer. The Ti layer is disposed on the a-IGZO layer. The top electrode is disposed on the Ti layer. The control circuit is configured to provide at least one electrical signal to the RRAM cell, so as to change the resistance value of the RRAM cell.Type: GrantFiled: January 30, 2013Date of Patent: September 23, 2014Assignee: National Chiao Tung UniversityInventors: Po-Tsun Liu, Ching-Hui Hsu, Yang-Shun Fan
-
Patent number: 8824201Abstract: A semiconductor memory apparatus includes: a read current supply unit configured to supply a read current; a resistive memory cell configured to pass a current having a magnitude corresponding to a resistance value thereof in a data read mode; a voltage transfer unit coupled between the read current supply unit and the resistive memory cell and configured to transfer the read current to the resistive memory cell, wherein a voltage corresponding to the magnitude of the passed current is formed at a sensing node; and a feedback unit configured to pull-down drive a connection node, which is coupled between the voltage transfer unit and the resistive memory cell, when a voltage level of the sensing node reaches a predefined level.Type: GrantFiled: December 31, 2010Date of Patent: September 2, 2014Assignee: SK Hynix Inc.Inventors: Hyun Joo Lee, Dong Keun Kim
-
Patent number: 8797794Abstract: Apparatuses and methods can include write schemes for a thyristor memory cell in which an access pulse applied to the gate of the thyristor memory cell is adjusted relative to the data pulse to write data into the thyristor memory cell. Some of the write schemes may substantially reduce or eliminate an unselected data line disturb. In various embodiments, the thyristor memory cell can be structured with two control nodes and its cathode or anode coupled to a reference voltage node common to all thyristor memory cells in a memory array. Additional apparatuses and methods are disclosed.Type: GrantFiled: June 27, 2012Date of Patent: August 5, 2014Assignee: Micron Technology, Inc.Inventor: Rajesh N. Gupta
-
Patent number: 8787072Abstract: Memory cell structures and biasing schemes are provided. Certain embodiments pertain to a modified floating-body gate cell, which can provide improved retention times. In one embodiment, a gated diode is used to drive the gate of a second transistor structure of a cell. In another embodiment, a body-tied-source (BTS) field effect transistor is used to drive the gate of the second transistor structure of a cell.Type: GrantFiled: December 29, 2009Date of Patent: July 22, 2014Assignee: University of Florida Research Foundation, Inc.Inventors: Jerry G. Fossum, Zhichao Lu
-
Patent number: 8780607Abstract: Select devices for memory cell applications and methods of forming the same are described herein. As an example, one or more memory cells comprise a a select device structure including a two terminal select device having a current-voltage (I-V) profile associated therewith, and a non-ohmic device in series with the two terminal select device. The combined two terminal select device and non-ohmic device provide a composite I-V profile of the select device structure that includes a modified characteristic as compared to the I-V profile, and the modified characteristic is based on at least one operating voltage associated with the memory cell.Type: GrantFiled: September 16, 2011Date of Patent: July 15, 2014Assignee: Micron Technology, Inc.Inventors: David H. Wells, D. V. Nirmal Ramaswamy
-
Patent number: 8766234Abstract: Selector devices that can be suitable for memory device applications can have low leakage currents at low voltages to reduce sneak current paths for non selected devices, and high leakage currents at high voltages to minimize voltage drops during device switching. In some embodiments, the selector device can include a first electrode, a tri-layer dielectric layer, and a second electrode. The tri-layer dielectric layer can include a high leakage dielectric layer sandwiched between two lower leakage dielectric layers. The low leakage layers can function to restrict the current flow across the selector device at low voltages. The high leakage dielectric layer can function to enhance the current flow across the selector device at high voltages.Type: GrantFiled: December 27, 2012Date of Patent: July 1, 2014Assignee: Intermolecular, Inc.Inventors: Imran Hashim, Venkat Ananthan, Tony P. Chiang, Prashant B. Phatak
-
Patent number: 8765581Abstract: Subject matter disclosed herein relates to a memory device, and more particularly to a self-aligned cross-point phase change memory-switch array and methods of fabricating same.Type: GrantFiled: May 15, 2012Date of Patent: July 1, 2014Assignee: Micron Technology, Inc.Inventors: Jong Won Lee, Gianpaolo Spadini, Derchang Kau
-
Patent number: 8760954Abstract: An integrated circuit device (20, 60) includes a plurality of memory cells (22), which are configured to store data. Multiple P-N junctions (24) are arranged so that a single, respective P-N junction is disposed in proximity to each memory cell and is configured to emit optical radiation during readout from the memory cell with a wavelength matching an emission wavelength of the memory cell.Type: GrantFiled: February 19, 2012Date of Patent: June 24, 2014Assignee: Cisco Technology Inc.Inventors: Lior Amarilio, Uri Bear, Reuven Elbaum, Yigal Shapiro, Chaim D. Shen-Orr, Yonatan Shlomovich, Zvi Shkedy
-
Patent number: 8760916Abstract: At least one junction diode fabricated in standard CMOS logic processes can be used as program selectors for memory cells that can be programmed based on direction of current flow. These cells are MRAM, RRAM, CBRAM, or other memory cells that have a programmable resistive element coupled to a P terminal of a first diode and to an N terminal of a second diode. The diodes can be constructed by P+ and N+ active regions on an N well as the P and N terminals of the diodes. The memory cells can be used to construct a two-dimensional memory array with the N terminals of the first diodes and the P terminals of the second diodes in a row connected as wordline(s) and the resistive elements in a column connected as a bitline. By applying a high voltage to a selected bitline and a low voltage to a selected wordline to turn on the first diode while disabling the second diode, a selected cell can be programmed into one state.Type: GrantFiled: February 14, 2011Date of Patent: June 24, 2014Inventor: Shine C. Chung
-
Patent number: 8754491Abstract: An apparatus is provided for bidirectional writing. A stack includes a reference layer on a tunnel barrier, the tunnel barrier on a free layer, and the free layer on a metal spacer. The apparatus includes an insulating magnet. A Peltier material is thermally coupled to the insulating magnet and the stack. When the Peltier/insulating magnet interface is cooled, the insulating magnet is configured to transfer a spin torque to rotate a magnetization of the free layer in a first direction. When the Peltier/insulating magnet interface is heated, the insulating magnet is configured to transfer the spin torque to rotate the magnetization of the free layer in a second direction.Type: GrantFiled: May 3, 2011Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: David W. Abraham, Niladri N. Mojumder
-
Patent number: 8750021Abstract: According to various embodiments, a resistive-switching memory element and memory element array that uses a bipolar switching includes a select element comprising only a single diode that is not a Zener diode. The resistive-switching memory elements described herein can switch even when a switching voltage less than the breakdown voltage of the diode is applied in the reverse-bias direction of the diode. The memory elements are able to switch during the very brief period when a transient pulse voltage is visible to the memory element, and therefore can use a single diode per memory cell.Type: GrantFiled: August 1, 2013Date of Patent: June 10, 2014Assignee: Intermolecular, Inc.Inventors: Yun Wang, Tony P. Chiang, Prashant B. Phatak
-
Patent number: 8750020Abstract: A method of suppressing propagation of leakage current in an array of switching devices. The method includes providing a dielectric breakdown element integrally and serially connected to a switching element within each of the switching device. A read voltage (for example) is applied to a selected cell. The propagation of leakage current is suppressed by each of the dielectric breakdown element in unselected cells in the array. The read voltage is sufficient to cause breakdown in the selected cells but insufficient to cause breakdown in the serially connected, unselected cells in a specific embodiment. Methods to fabricate of such devices and to program, to erase and to read the device are provided.Type: GrantFiled: January 7, 2013Date of Patent: June 10, 2014Assignee: The Regents of the University of MichiganInventors: Wei Lu, Sung Hyun Jo
-
Patent number: 8743587Abstract: According to one embodiment, a semiconductor memory device includes first cells, first lines, second lines, a first cell array, and a signal driver. The first cell has in either a first state or a second state. Retention time in the second state is longer than in the first state. The first cell array has the first cells formed in a matrix the individuals. The first cells are electrically connected by the first, second lines. The signal driver drives the first cells. The signal driver causes the first cells to transition to either the first state or the second state by controlling any one of a voltage, a current, and a charge amount applied to the first cells, or a combination of these, and waveforms of the voltage, current, and charge amount and/or the length of transfer time of at least one of the voltage, current, and charge amount.Type: GrantFiled: August 3, 2011Date of Patent: June 3, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Satoru Takase
-
Patent number: 8737124Abstract: There is provided a semiconductor device including a word line, a bit line, a power supply node, a memory element, and a capacitor. The memory element includes at least first and second regions that form a PN junction between the bit line and the power supply node, and a third region that forms a PN junction with the second region. The capacitor includes a first electrode provided independently from the second region of the memory element and electrically connected to the second region of the memory element, and a second electrode connected to the word line.Type: GrantFiled: April 26, 2012Date of Patent: May 27, 2014Inventors: Shuichi Tsukada, Yasuhiro Uchiyama
-
Patent number: 8730720Abstract: A memory cell is provided that includes a first conductor, a second conductor, and a semiconductor junction diode between the first and second conductors. The semiconductor junction diode is not in contact with a material having a lattice mismatch of less than 12 percent with the semiconductor junction diode. Numerous other aspects are provided.Type: GrantFiled: June 25, 2013Date of Patent: May 20, 2014Assignee: SanDisk 3D LLCInventors: Scott Brad Herner, Abhijit Bandyopadhyay
-
Patent number: 8723157Abstract: A non-volatile semiconductor storage device includes memory cells, each of which is arranged at an intersection between a first wiring and a second wiring intersecting each other. Each of the memory cells includes: a first electrode layer; a plurality of variable resistance layers laminated on the first electrode layer and functioning as variable resistance elements; a second electrode layer formed between the variable resistance layers; and a third electrode layer formed on the top one of the variable resistance layers. Each of the variable resistance layers is composed of a material containing carbon.Type: GrantFiled: September 18, 2013Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiko Yamamoto, Yasuyuki Baba, Takuya Konno
-
Patent number: 8693232Abstract: A non-volatile memory cell including a resistivity change material configured to reversibly change state between at least two stable states having different electrical resistances and conformed such that transformation from one state to another is obtained by controlling the temperature increase or decrease of the resistivity change material, wherein the resistivity change material has an ohmic component Ron-mat defined by the ratio between an increment in the programming voltage Vprog causing an increment in a programming current Iprog, wherein the resistivity change material has a non-ohmic component defined by a maintenance voltage Vh such that Vh is greater than zero when the programming voltage Iprog passes through the resistivity change material (22); and greater than an ohmic voltage equal to Ron-mat×Iprog.Type: GrantFiled: June 3, 2011Date of Patent: April 8, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Luca Perniola, Stefania Braga
-
Ferro-resistive random access memory (Ferro-RRAM), operation method and manufacturing method thereof
Patent number: 8687401Abstract: The invention provides a Ferro-RRAM, a method of operating the Ferro-RRAM, and a method of fabricating the Ferro-RRAM, and pertains to the technical field of memory. The Ferro-RRAM comprises an upper electrode, a lower electrode, and a ferroelectric semiconducting thin-film layer provided between the upper electrode and the lower electrode and serving as a storage function layer; wherein the ferroelectric semiconducting thin-film layer is operable to generate a diode conduction characteristic by ferroelectric domain reorientation, and is operable to modulate the diode conduction characteristic by variation of the ferroelectric domain orientation; the Ferro-RRAM stores information according to variation of modulation of the diode conduction characteristic. The Ferro-RRAM has such characteristics of being simple in structure and fabrication, non-destructive readout and nonvolatile storage.Type: GrantFiled: January 12, 2011Date of Patent: April 1, 2014Assignee: Fudan UniversityInventors: Anquan Jiang, Xiaobing Liu -
Patent number: 8675403Abstract: A gated diode memory cell is provided, including one or more transistors, such as field effect transistors (“FETs”), and a gated diode in signal communication with the FETs such that the gate of the gated diode is in signal communication with the source of a first FET, wherein the gate of the gated diode forms one terminal of the storage cell and the source of the gated diode forms another terminal of the storage cell, the drain of the first FET being in signal communication with a bitline (“BL”) and the gate of the first FET being in signal communication with a write wordline (“WLw”), and the source of the gated diode being in signal communication with a read wordline (“WLr”).Type: GrantFiled: August 9, 2012Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Wing K. Luk, Robert H. Dennard
-
Patent number: 8675393Abstract: Provided is a method for driving a non-volatile memory element in which a variable resistance element including a first electrode, a second electrode, and a variable resistance layer capable of reversibly changing between a high resistance state and a low resistance state with application of electrical signals having different polarities is connected in series with a current steering element having bidirectional rectifying characteristics with respect to an applied voltage. After the non-volatile memory element is manufactured, the resistance value of the variable resistance layer is reduced from a resistance value in the initial resistance state higher than that in the high resistance state by applying, to the non-volatile memory element, a voltage pulse having the polarity identical to that of the voltage pulse for changing the variable resistance layer from the low resistance state to the high resistance state in the normal operations.Type: GrantFiled: March 18, 2011Date of Patent: March 18, 2014Assignee: Panasonic CorporationInventors: Koji Katayama, Takeshi Takagi, Mitsuteru Iijima
-
Patent number: 8665632Abstract: A semiconductor memory device according to the embodiment comprises memory cells each having asymmetrical voltage-current characteristics, wherein the memory cell has a first state, and a second state and a third state of higher resistances than that in the first state, wherein the memory cell, (1) in the second state, makes a transition to the first state on application of a first voltage of the first polarity, (2) in the first state, makes a transition to the second state on application of a second voltage of the second polarity, (3) in the first state, makes a transition to the third state on application of a third voltage of the second polarity (the third voltage<the second voltage), and (4) in the third state, makes a transition to the first state on application of a fourth voltage of the first polarity (the fourth voltage<the first voltage).Type: GrantFiled: August 15, 2012Date of Patent: March 4, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Patent number: 8659932Abstract: A memory device includes diode plus resistivity switching element memory cells coupled between bit and word lines, single device bit line drivers with gates coupled to a bit line decoder control lead, sources/drains coupled to a bit line driver, and drains/sources coupled to bit lines, single device word line drivers with gates coupled to a word line decoder control lead, sources/drains coupled to a word line driver output, and drains/sources coupled to word lines, a first bleeder diode coupled between a bit line and a first bleeder diode controller, and a second bleeder diode coupled between a word line and a second bleeder diode controller. The first bleeder diode controller connects the first bleeder diode to low voltage in response to a bit line decoder signal. The second bleeder diode controller connects the second bleeder diode to high voltage in response to a word line decoder signal.Type: GrantFiled: September 10, 2012Date of Patent: February 25, 2014Assignee: SanDisk 3D LLCInventor: Roy E. Scheuerlein
-
Patent number: 8637845Abstract: Optimized electrodes for ReRAM memory cells and methods for forming the same are discloses. One aspect comprises forming a first electrode, forming a state change element in contact with the first electrode, treating the state change element, and forming a second electrode. Treating the state change element increases the barrier height at the interface between the second electrode and the state change element. Another aspect comprises forming a first electrode in a manner to deliberately establish a certain degree of amorphization in the first electrode, forming a state change element in contact with the first electrode. The degree of amorphization of the first electrode is either at least as great as the degree of amorphization of the state change element or no more than 5 percent less than the degree of amorphization of the state change element.Type: GrantFiled: July 19, 2012Date of Patent: January 28, 2014Assignee: SanDisk 3D LLCInventors: Deepak C. Sekar, April Schricker, Xiying Chen, Klaus Schuegraf
-
Patent number: 8638590Abstract: A resistance-based memory has a two-diode access device. In a particular embodiment, a method includes biasing a bit line and a sense line to generate a current through a resistance-based memory element via a first diode or a second diode. A cathode of the first diode is coupled to the bit line and an anode of the second diode is coupled to the sense line.Type: GrantFiled: September 28, 2010Date of Patent: January 28, 2014Assignee: QUALCOMM IncorporatedInventors: Wuyang Hao, Jungwon Suh, Kangho Lee, Tae Hyun Kim, Jung Pill Kim, Seung H. Kang
-
Patent number: 8634236Abstract: Provided are a phase change memory device and a fabricating method thereof. The phase change memory device includes a substrate, an interlayer dielectric layer formed on the substrate, first and second contact holes formed in the interlayer dielectric layer, and a memory cell formed in the first and second contact holes and including a diode, a first electrode on the diode, a phase change material layer on the first electrode, and a second electrode on the phase change material layer, wherein the first contact hole and the second contact hole are spaced apart from and separated from each other.Type: GrantFiled: September 16, 2011Date of Patent: January 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Hye-Young Park, Jeong-Hee Park, Hyun-Suk Kwon
-
Patent number: 8634257Abstract: A semiconductor storage device crystallizes variable resistive element material layers arranged on side surfaces of multiple semiconductor layers in a stacked structure concurrently by applying a first current to any one of semiconductor layers in the stacked structure, and thereafter applies a second current to semiconductor layers other than a semiconductor layer to which the first current was applied.Type: GrantFiled: May 8, 2012Date of Patent: January 21, 2014Assignee: Hitachi, Ltd.Inventors: Satoru Hanzawa, Hiroyuki Minemura
-
Patent number: 8630113Abstract: An integrated circuit (IC) includes a memory circuit. The memory circuit includes a plurality of thyristors. The plurality of thyristors are coupled in tandem.Type: GrantFiled: November 25, 2008Date of Patent: January 14, 2014Assignee: Altera CorporationInventors: Yanzhong Xu, Jeffrey T. Watt
-
Patent number: 8625331Abstract: An integrated circuit can include a plurality of programmable metallization cells (PMCs) in a memory array, each PMC comprising an ion conducting material, an active metal dissolvable in the ion conducting material, and two electrodes, a first electrode of at least one PMC being coupled to a program node; and a plurality of program and verify circuits, each including a current source section to enable at least one current path between the program node and a power supply node in a program and verify operation, and a verify signal generator circuit comprising at least a first comparator having a first input coupled to the program node, a second input coupled to receive a first reference voltage, and a comparator output to provide a verify signal that indicates a program operation is complete.Type: GrantFiled: July 10, 2012Date of Patent: January 7, 2014Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Nad Edward Gilbert
-
Patent number: 8619465Abstract: An 8-transistor SRAM cell which includes two pull-up transistors and two pull-down transistors in cross-coupled inverter configuration for storing a single data bit; first and second pass-gate transistors having a gate terminal coupled to a write word line and a source or drain of each of the pass-gate transistors coupled to a write bit line; inner junction diodes at shared source/drain terminals of the pass-gate and pull-down transistors oriented to block charge transfer from the write bit line into the cell; and first and second read transistors coupled to the two pull-up and two pull-down transistors, one of the read transistors having a gate terminal coupled to a read word line and a source or a drain coupled to a read bit line. The 8-transistor SRAM cell is adapted to prevent the value of the bit stored in the cell from changing state.Type: GrantFiled: January 6, 2012Date of Patent: December 31, 2013Assignee: International Business Machines CorporationInventors: Leland Chang, Isaac Lauer, Chung-Hsun Lin, Jeffrey W. Sleight
-
Patent number: 8618525Abstract: Embodiments of the invention generally relate to a resistive switching nonvolatile memory device having an interface layer structure disposed between at least one of the electrodes and a variable resistance layer formed in the nonvolatile memory device, and a method of forming the same. Typically, resistive switching memory elements may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices, such as digital cameras, mobile telephones, handheld computers, and music players. In one configuration of the resistive switching nonvolatile memory device, the interface layer structure comprises a passivation region, an interface coupling region, and/or a variable resistance layer interface region that are configured to adjust the nonvolatile memory device's performance, such as lowering the formed device's switching currents and reducing the device's forming voltage, and reducing the performance variation from one formed device to another.Type: GrantFiled: June 9, 2011Date of Patent: December 31, 2013Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Tony Chiang, Imran Hashim
-
Patent number: 8614910Abstract: An object is to provide a semiconductor device in which lower power consumption is realized by lowering voltage for data writing without increase in types of power supply potentials. Another object is to provide a semiconductor device in which threshold voltage drop of a selection transistor is suppressed without increase in types of power supply potentials for data writing. A diode-connected transistor is electrically connected in series with a word line electrically connected to a gate of an n-channel selection transistor. A capacitor is provided between the word line and a bit line electrically connected to one of a source and a drain of the selection transistor; alternatively, the capacitance between the bit line and the word line is used. In data writing, the timing of selecting the word line is earlier than the timing of selecting the bit line.Type: GrantFiled: July 20, 2011Date of Patent: December 24, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yutaka Shionoiri
-
Patent number: 8611131Abstract: According to an example embodiment, a method of operating a semiconductor device includes applying a first voltage to the variable resistance device so as to change a resistance value of the variable resistance device from a first resistance value to a second resistance value that is different from the first resistance value, sensing first current flowing through the variable resistance device to which the first voltage is applied, determining a second voltage used to change the resistance value of the variable resistance device from the second resistance value to the first resistance value based on a distribution of the sensed first current, and applying the determined second voltage to the variable resistance device.Type: GrantFiled: November 30, 2011Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Man Chang, Young-bae Kim, Chang-jung Kim, Myoung-jae Lee, Seong-jun Park, Ji-hyun Hur, Dong-soo Lee, Chang-bum Lee, Seung-ryul Lee
-
Patent number: 8603876Abstract: A dynamic random access memory cell is disclosed that comprises a capacitive storage device and a write access transistor. The write access transistor is operatively coupled to the capacitive storage device and has a gate stack that comprises a high-K dielectric, wherein the high-K dielectric has a dielectric constant greater than a dielectric constant of silicon dioxide. Also disclosed are a memory array using the cells, a computing apparatus using the memory array, a method of storing data, and a method of manufacturing.Type: GrantFiled: August 18, 2009Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Win K. Luk, Jin Cai
-
Patent number: 8604532Abstract: A dynamic random access memory cell is disclosed that comprises a capacitive storage device and a write access transistor. The write access transistor is operatively coupled to the capacitive storage device and has a gate stack that comprises a high-K dielectric, wherein the high-K dielectric has a dielectric constant greater than a dielectric constant of silicon dioxide. Also disclosed are a memory array using the cells, a computing apparatus using the memory array, a method of storing data, and a method of manufacturing.Type: GrantFiled: August 18, 2009Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Win K. Luk, Jin Cai
-
Patent number: 8599607Abstract: A diode and a memory device having a diode are provided. The diode includes a semiconductor layer and phase change material layer. The semiconductor layer and the phase change material layer have different energy bandgaps and different carrier concentrations such that an isotype heterojunction is formed at a boundary interface between the semiconductor layer and the phase change material layer.Type: GrantFiled: December 13, 2011Date of Patent: December 3, 2013Assignee: Agency for Science, Technology and ResearchInventors: Wendong Song, Luping Shi, Yun Fook Thomas Liew, Tow Chong Chong
-
Patent number: 8586960Abstract: An integrated circuit includes a substrate including isolation regions, a first conductive line formed in the substrate between isolation regions, and a vertical diode formed in the substrate. The integrated circuit includes a contact coupled to the vertical diode and a memory element coupled to the contact. The first conductive line provides a portion of the vertical diode.Type: GrantFiled: June 19, 2008Date of Patent: November 19, 2013Assignees: International Business Machines Corporation, Macronix International Co., Ltd., Qimonda AGInventors: Thomas Happ, Hsiang-Lan Lung, Bipin Rajendran, Min Yang
-
Patent number: 8586978Abstract: Provided are a non-volatile memory device and a cross-point memory array including the same which have a diode characteristic enabling the non-volatile memory device and the cross-point memory array including the same to operate in a simple structure, without requiring a switching device separately formed so as to embody a high density non-volatile memory device. The non-volatile memory device includes a first electrode; a diode-storage node formed on the first electrode; and a second electrode formed on the diode-storage node.Type: GrantFiled: July 7, 2008Date of Patent: November 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-hwan Kim, Young-soo Park, Bo-soo Kang, Myoung-jae Lee, Chang-bum Lee
-
Publication number: 20130286728Abstract: A memory cell is provided that includes a first conductor, a second conductor, and a semiconductor junction diode between the first and second conductors. The semiconductor junction diode is not in contact with a material having a lattice mismatch of less than 12 percent with the semiconductor junction diode. Numerous other aspects are provided.Type: ApplicationFiled: June 25, 2013Publication date: October 31, 2013Inventors: Scott Brad Herner, Abhijit Bandyopadhyay
-
Patent number: 8570786Abstract: According to one embodiment, a memory device includes first interconnects, second interconnects, and a first memory cell. The first memory cell is located in an intersection of one of the first interconnects and one of the second interconnects. The first memory cell includes a first multilayer structure and a first variable resistance layer, the first multilayer structure including a first electrode, a first selector, and a first insulator which are stacked. The first selector and the first variable resistance layer are electrically connected in series between the one of the first interconnect and the one of the second interconnect. The first variable resistance layer is formed on a portion of a side surface of the first insulator to cover the portion without covering a residual portion.Type: GrantFiled: July 7, 2011Date of Patent: October 29, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kenichi Murooka
-
Patent number: 8570800Abstract: Embodiments of programmable memory cells using a plurality of diodes as program selectors are disclosed for those memory cells that can be programmed based on direction of current flow. These memory cells are MRAM, RRAM, CBRAM, or other memory cells that have a programmable resistive element coupled to the P-terminal of a first diode and to the N-terminal of a second diode. At least one of the diodes can be a polysilicon diode fabricated using standard CMOS processes with P+ and N+ implants in two ends. The polysilicon diode can be constructed by P+/N+ implants on a polysilicon substrate as a program selector. The memory cells can be used to construct a two-dimensional memory array with the N-terminals of the first diodes and the P-terminals of the second diodes in a row connected as wordline(s) and the resistive elements in a column connected as a bitline.Type: GrantFiled: February 14, 2011Date of Patent: October 29, 2013Inventor: Shine C. Chung
-
Patent number: 8565016Abstract: The present invention provides a method of fabricating a portion of a memory cell, the method comprising providing a first conductor in a trench which is provided in an insulating layer and flattening an upper surface of the insulating layer and the first conductor, forming a material layer over the flattened upper surface of the insulating layer and the first conductor and flattening an upper portion of the material layer while leaving intact a lower portion of the material layer over the insulating layer and the first conductor.Type: GrantFiled: May 13, 2008Date of Patent: October 22, 2013Assignee: Micron Technology, Inc.Inventors: Donald L. Yates, Joel A. Drewes
-
Patent number: 8559208Abstract: Polysilicon diodes fabricated in standard CMOS logic processes can be used as program selectors for reversible resistive devices such as PCRAM, RRAM, CBRAM, or other memory cells. The reversible resistive devices have a reversible resistive element coupled to a diode. The diode can be constructed by P+/N+ implants on a polysilicon as a program selector. By applying a voltage or a current between a reversible resistive element and the N-terminal of a diode, the reversible resistive device can be programmed into different states based on magnitude, duration, voltage-limit, or current-limit in a reversible manner. On the polysilicon diode, the spacing and doping level of a gap between the P- and N-implants can be controlled for different breakdown voltages and leakage currents. The Silicide Block Layer (SBL) can be used to block silicide formation on the top of polysilicon to prevent shorting.Type: GrantFiled: February 14, 2011Date of Patent: October 15, 2013Inventor: Shine C. Chung
-
Patent number: 8559211Abstract: A memory device includes a substrate and a plurality of cell arrays stacked above the substrate. The cell arrays have bit lines coupled to first ends of memory cells and word lines coupled to the other ends. Each of the memory cells includes a variable resistance element to be set at a resistance value. While a selected bit line is set at a certain potential, word lines coupled to different memory cells, which are coupled in common to the selected bit line, are sequentially driven, so that different memory cells are accessed in a time-divisional mode.Type: GrantFiled: December 28, 2011Date of Patent: October 15, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Patent number: 8546786Abstract: A nonvolatile memory device includes: a substrate; a stacked structure member including a plurality of dielectric films and a plurality of electrode films alternately stacked on the substrate and including a through-hole penetrating through the plurality of the dielectric films and the plurality of the electrode films in a stacking direction of the plurality of the dielectric films and the plurality of the electrode films; a semiconductor pillar provided in the through-hole; and a charge storage layer provided between the semiconductor pillar and each of the plurality of the electrode films. At least one of the dielectric films includes a film generating one of a compressive stress and a tensile stress, and at least one of the electrode films includes a film generating the other of the compressive stress and the tensile stress.Type: GrantFiled: January 6, 2012Date of Patent: October 1, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhito Yoshimizu, Fumiki Aiso, Atsushi Fukumoto, Takashi Nakao
-
Patent number: 8547721Abstract: Disclosed is a resistive memory device. In the resistive memory device, at least one variable resistance region and at least one switching device may be horizontally apart from each other, rather than being disposed on the same vertical axis. At least one intermediate electrode, which electrically connects the at least one variable resistance region and the at least one switching device, may be between the at least one variable resistance region and the at least one switching device.Type: GrantFiled: April 13, 2009Date of Patent: October 1, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Seungeon Ahn, Kihwan Kim, Changjung Kim, Myungjae Lee, Bosoo Kang, Changbum Lee