Diodes Patents (Class 365/175)
-
Patent number: 7936587Abstract: A data read/write device according to an example of the present invention includes a recording layer, and means for applying a voltage to the recording layer, generating a resistance change in the recording layer, and recording data. The recording layer is composed of a composite compound having at least two types of cation elements, at least one type of the cation element is a transition element having a “d” orbit in which electrons have been incompletely filled, and the shortest distance between the adjacent cation elements is 0.32 nm or less.Type: GrantFiled: April 19, 2010Date of Patent: May 3, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Kubo, Takahiro Hirai, Shinya Aoki, Robin Carter, Chikayoshi Kamata
-
Patent number: 7933133Abstract: A high-density memory device is fabricated three-dimensionally in layers. To keep points of failure low, address decoding circuits are included within each layer so that, in addition to power and data lines, only the address signal lines need be interconnected between the layers.Type: GrantFiled: November 5, 2008Date of Patent: April 26, 2011Assignee: Contour Semiconductor, Inc.Inventors: Daniel R. Shepard, Thomas A. Langdo, Arthur J. Pitera
-
Patent number: 7929330Abstract: A memory device may include a cathode, an anode, a link connected to the anode, and a first connection element that connects the link to the cathode. The link and the anode may be located in a position lower than that of the cathode or the link and the anode may be located in a position higher than that of the cathode. Also, the cathode, the anode, the link, and the first connection element may be formed on the same plane.Type: GrantFiled: March 4, 2009Date of Patent: April 19, 2011Assignees: Samsung Electronics Co., Ltd., Seoul National University Industry FoundationInventors: Deok-kee Kim, Ha-young You, Young-chang Joo, Jung-hun Sung, Soo-jung Hwang, Sung-yup Jung
-
Patent number: 7920405Abstract: A non-volatile memory device includes a memory cell array including a memory cell array having word lines, bit lines, and non-volatile memory cells, each non-volatile memory cell having a variable resistive material and an access element connected between the corresponding word line and the corresponding bit line. The variable resistive material has a resistance level that varies according to data to be stored. A selection circuit selects at least one non-volatile memory cell in which data will be written. An adaptive write circuit/method supplies a write bias to the selected non-volatile memory cell through the bit line connected to the selected non-volatile memory cell to write data in the selected non-volatile memory cell and varies (e.g., increases) the write bias until the resistance level of the selected non-volatile memory cell varies.Type: GrantFiled: December 17, 2007Date of Patent: April 5, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-beom Kang, Woo-yeong Cho, Hyung-rok Oh, Joon-min Park
-
Patent number: 7916529Abstract: A memory architecture that employs one or more semiconductor PIN diodes is provided. The memory employs a substrate that includes a buried bit/word line and a PIN diode. The PIN diode includes a non-intrinsic semiconductor region, a portion of the bit/word line, and an intrinsic semiconductor region positioned between the non-intrinsic region and the portion of the bit/word line.Type: GrantFiled: February 13, 2009Date of Patent: March 29, 2011Assignee: Spansion LLCInventors: Wai Lo, Christie Marrian, Tzu-Ning Fang, Sameer Haddad
-
Patent number: 7916530Abstract: In various embodiments, an addressable storage matrix includes a first plurality of intersection points, at least some of which are bridged by two-terminal non-linear elements that exhibit a threshold below which current flow is significantly lower than if the threshold is exceeded, as well as, disposed at each intersection point bridged by a non-linear element, a programmable material in series with the non-linear element and determining a bit state for the corresponding intersection point.Type: GrantFiled: December 8, 2009Date of Patent: March 29, 2011Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: 7911822Abstract: The present invention relates to an integrated circuit comprising a plurality of bitlines (b1) and a plurality of word-lines (w1) as well as a plurality of memory-cells (MC) coupled between a separate bit-line/word-line pair of the plurality of bit-lines (b1) and wordlines (w1) for storing data in the memory cell. Each memory cell (MC) comprises a selecting unit (T) and a programmable resistance (R). The value of the phase-change resistance (R) is greater than the value of a first phase-change resistance (Ropt) defined by a supply voltage (Vdd) divided by a maximum drive current (Im) through said first phase-change resistor (Ropt).Type: GrantFiled: October 17, 2005Date of Patent: March 22, 2011Assignee: NXP B.V.Inventors: Martijn H. R. Lankhorst, Hendrik G. A. Huizing
-
Patent number: 7911833Abstract: An anti-parallel diode structure and method of fabrication is presently disclosed. In some embodiments, an anti-parallel diode structure has a semiconductor region comprising a first insulator layer disposed between a first semiconductor layer and a second semiconductor layer. The semiconductor region can be bound on a first side by a first metal material and bound on a second side by a second metal material so that current below a predetermined value is prevented from passing through the semiconductor region and current above the predetermined value passes through the semiconductor region.Type: GrantFiled: July 13, 2009Date of Patent: March 22, 2011Assignee: Seagate Technology LLCInventors: Nurul Amin, Insik Jin, Venugopalan Vaithyanathan, Wei Tian, YoungPil Kim
-
Publication number: 20110063887Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory cell array, and a control circuit. The memory cell array includes plural memory cells arranged in rows and columns and each including a diode and resistance-change element. The control circuit tests the diodes for the respective memory cells. The control circuit tests the diode at least at one of times before and after one of a write operation, erase operation and read operation with respect to the memory cell is performed.Type: ApplicationFiled: August 23, 2010Publication date: March 17, 2011Inventor: Kazushige KANDA
-
Patent number: 7907436Abstract: A nonvolatile semiconductor storage device includes: a first wire and a second wire intersecting each other; a memory cell which is disposed at each intersection of the first wire and the second wire and electrically rewritable and in which a variable resistor for memorizing a resistance value as data in a nonvolatile manner and a rectifying device are connected in series; and a control circuit which applies a voltage necessary for writing of data to the first and second wires.Type: GrantFiled: February 12, 2009Date of Patent: March 15, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Maejima, Katsuaki Isobe, Hideo Mukai
-
Patent number: 7903447Abstract: A method, system and computer program product for programming a plurality of programmable resistive memory cells is disclosed. The method comprises executing the following for each memory cell: reading a resistance of a memory cell and reading input data corresponding to the memory cell. The method further comprises executing the following for each memory cell: programming the memory cell to a lower resistance (SET) state if the resistance is at a higher resistance state and the input data corresponds to a first (SET) state and programming the memory cell to a higher resistance (RESET) state if the resistance is at a lower resistance state and the input data corresponds to a second (RESET) state.Type: GrantFiled: December 13, 2006Date of Patent: March 8, 2011Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7894256Abstract: A new memory cell contains only a single thyristor without the need to include an access transistor. A memory array containing these memory cells can be fabricated on bulk silicon wafer. The memory cell contains a thyristor body and a gate. The thyristor body has two end region and two base regions, and it is disposed on top of a well. The memory cell is positioned between two isolation regions, and the isolation regions are extended below the well. A first end region is connected to one of a word line, a bit line and a third line. A second end region is connected to another of the word line, bit line, and third line. The gate is connected to the remaining of the word line, bit line and third line.Type: GrantFiled: July 25, 2007Date of Patent: February 22, 2011Assignee: T-RAM Semiconductor, Inc.Inventors: Farid Nemati, Scott Robins, Kevin J. Yang
-
Patent number: 7889536Abstract: An integrated circuit includes a line, at least two quench devices coupled to the line, and a resistivity changing material memory cell coupled to the line. The at least two quench devices are configured to quench a write signal on the line during a write operation of the memory cell.Type: GrantFiled: December 17, 2007Date of Patent: February 15, 2011Assignee: Qimonda AGInventors: Thomas Happ, Jan Boris Philipp
-
Patent number: 7888200Abstract: In some aspects, a method of forming a memory circuit is provided that includes (1) forming a two-terminal memory element on a substrate between a gate layer and a first metal layer of the memory circuit; and (2) forming a CMOS transistor on the substrate, the CMOS transistor for programming the two-terminal memory element. Numerous other aspects are provided.Type: GrantFiled: January 31, 2007Date of Patent: February 15, 2011Assignee: Sandisk 3D LLCInventor: Christopher J. Petti
-
Patent number: 7889538Abstract: A three-dimensional memory device includes: a plurality of mats laminated therein, each having memory cells arranged in a two-dimensional manner; and access signal lines and data lines to select memory cells in each mat being shared between respective adjacent mats. Laminated mats are divided into three or more groups. When selecting one of these groups, memory cells in some of the remaining groups are biased so that a leakage current flows therethrough, while memory cells in the rest of the remaining groups are biased so that a leakage current does not flow therethrough.Type: GrantFiled: July 10, 2009Date of Patent: February 15, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Publication number: 20110026323Abstract: A gated diode memory cell is provided, including one or more transistors, such as field effect transistors (“FETs”), and a gated diode in signal communication with the FETs such that the gate of the gated diode is in signal communication with the source of a first FET, wherein the gate of the gated diode forms one terminal of the storage cell and the source of the gated diode forms another terminal of the storage cell, the drain of the first FET being in signal communication with a bitline (“BL”) and the gate of the first FET being in signal communication with a write wordline (“WLw”), and the source of the gated diode being in signal communication with a read wordline (“WLr”).Type: ApplicationFiled: July 30, 2009Publication date: February 3, 2011Applicant: International Business Machines CorporationInventors: Wing K. Luk, Robert H. Dennard
-
Publication number: 20110019468Abstract: A high-speed, low-power memory device comprises an array of non-linear conductors wherein the storage, address decoding, and output detection are all accomplished with diodes or other non-linear conductors. In various embodiments, the row and column resistors are switchable between a high resistance when connected to a row or column that is non-selected, and a low resistance when connected to the selected row and column.Type: ApplicationFiled: September 1, 2010Publication date: January 27, 2011Inventor: Daniel R. Shepard
-
Publication number: 20110019467Abstract: A memory cell is provided that includes a first conductor, a second conductor, a steering element that is capable of providing substantially unidirectional current flow, and a state change element coupled in series with the steering element. The state change element is capable of retaining a programmed state, and the steering element and state change element are vertically aligned with one another. Other aspects are also provided.Type: ApplicationFiled: October 7, 2010Publication date: January 27, 2011Inventors: Mark G. Johnson, Thomas H. Lee, Vivek Subramanian, Paul Michael Farmwald, James M. Cleeves
-
Patent number: 7868388Abstract: In some aspects, a memory circuit is provided that includes (1) a two-terminal memory element formed on a substrate; and (2) a CMOS transistor formed on the substrate and adapted to program the two-terminal memory element. The two-terminal memory element is formed between a gate layer and a first metal layer of the memory circuit. Numerous other aspects are provided.Type: GrantFiled: January 31, 2007Date of Patent: January 11, 2011Assignee: SanDisk 3D LLCInventor: Christopher J. Petti
-
Patent number: 7869256Abstract: A non-volatile memory device is employed in which data values are determined by the polarities at both ends of a cell, The non-volatile memory device includes a first decoder which decodes a plurality of predetermined bit values of a row address into a first address and is disposed in a row direction of a memory cell array; a second decoder which decodes the other bit values of the row address into a second address and is disposed in a column direction of the memory cell array; and a driver which applies bias voltages to a word line which corresponds to the first address or the second address in accordance with the data values. By including first and second decoders and decoding a row address in two steps, a bi-directional RRAM according to the present invention can perform addressing at high speeds while reducing chip size.Type: GrantFiled: December 17, 2007Date of Patent: January 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-min Park, Sang-beom Kang, Woo-yeong Cho, Hyung-rok Oh
-
Patent number: 7869257Abstract: The integrated circuit includes a transistor and a contact coupled to the transistor. The integrated circuit includes a first diode resistivity changing material memory cell coupled to the contact and a second diode resistivity changing material memory cell coupled to the contact. The second diode resistivity changing material memory cell is positioned above the first diode resistivity changing material memory cell.Type: GrantFiled: December 17, 2007Date of Patent: January 11, 2011Assignee: Qimonda AGInventors: Jan Boris Philipp, Thomas Happ
-
Patent number: 7859884Abstract: A memory array having memory cells comprising a diode and a phase change material is reliably programmed by maintaining all unselected memory cells in a reverse biased state. Thus leakage is low and assurance is high that no unselected memory cells are disturbed. In order to avoid disturbing unselected memory cells during sequential writing, previously selected word and bit lines are brought to their unselected voltages before new bit lines and word lines are selected. A modified current mirror structure controls state switching of the phase change material.Type: GrantFiled: October 31, 2007Date of Patent: December 28, 2010Assignee: SanDisk 3D LLCInventor: Roy E. Scheuerlein
-
Patent number: 7859885Abstract: A phase change memory device includes a substrate, a plurality of cell arrays stacked above the substrate and each including a matrix layout of a plurality of memory cells, each the memory cell storing therein as data a resistance value determinable by a phase change, a write circuit configured to write a pair cell constituted by two neighboring memory cells within the plurality of cell arrays in such a manner as to write one of the pair cell into a high resistance value state and write the other into a low resistance value state, and a read circuit configured to read complementary resistance value states of the pair cell as a one bit of data.Type: GrantFiled: January 7, 2008Date of Patent: December 28, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Patent number: 7859887Abstract: A method of programming a nonvolatile memory cell includes applying at least one initialization pulse having a duration of at least 1 ms, followed by applying plural programming pulses having a duration of less than 1 ms. The cell includes a steering element located in series with a storage element, and the storage element includes a carbon material.Type: GrantFiled: May 27, 2008Date of Patent: December 28, 2010Assignee: SanDisk 3D LLCInventors: Xiying Chen, Tanmay Kumar
-
Publication number: 20100315865Abstract: A memory array includes a cross-point array of bit and source lines. A memory is disposed at cross-points of the cross-point array. The memory unit includes a magnetic tunnel junction data cell electrically coupled to a bit line and a source line. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a polarized write current through the magnetic tunnel junction data cell. A transistor is electrically between the magnetic tunnel junction data cell and the bit line or source line and a diode is in thermal or electrical contact with the magnetic tunnel junction data cell to assist in resistance state switching.Type: ApplicationFiled: August 24, 2010Publication date: December 16, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Xuguang Wang, Yiran Chen, Dimitar V. Dimitrov, Hongyue Liu, Xiaobin Wang
-
Publication number: 20100315866Abstract: A phase change memory device having a multi-level and a method of driving the same are presented. The disclosed phase change memory device includes variable resistors and shifting units. The variable resistors are interchanged into set and reset states in response to an applied current. The shifting units, which are connected to the variable resistors, shift resistance distribution in the set and reset state of the variable resistors by a predetermined level.Type: ApplicationFiled: December 18, 2009Publication date: December 16, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hae Chan PARK, Se Ho LEE
-
Patent number: 7852667Abstract: A memory cell that includes a first magnetic layer, the magnetization of which is free to rotate under the influence of spin torque; a tunneling layer comprising a magnetic resonant tunneling diode (MRTD); and a second magnetic layer, wherein the magnetization of the second magnetic layer is pinned, wherein the tunneling layer is between the first magnetic layer and the second magnetic layer.Type: GrantFiled: October 27, 2008Date of Patent: December 14, 2010Assignee: Seagate Technology LLCInventor: Xiaohua Lou
-
Patent number: 7843715Abstract: A memory cell of a resistive semiconductor memory device, a resistive semiconductor memory device having a three-dimensional stack structure, and related methods are provided. The memory cell of a resistive semiconductor memory device includes a twin cell, wherein the twin cell stores data values representing one bit of data. The twin cell includes a main unit cell connected to a main bit line and a word line, and a sub unit cell connected to a sub bit line and the word line. Also, the main unit cell includes a first variable resistor and a first diode, and the sub unit cell includes a second variable resistor and a second diode.Type: GrantFiled: January 17, 2008Date of Patent: November 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-Min Park, Sang-Beom Kang, Hyung-Rok Oh, Woo-Yeong Cho
-
Patent number: 7835174Abstract: The present invention provides a method of reading data from a non-volatile memory device including word lines and bit lines that intersect each other and electrically rewritable memory cells that are arranged at intersections of the word lines and the bit lines and that respectively have variable resistive elements nonvolatily storing a resistances as data. The method includes: precharging a selected word line and unselected word lines to a first word line voltage and a selected bit line and unselected bit lines to a first bit line voltage; and reading data from a memory cell connected to the selected word line and the selected bit line by changing the voltage of the selected word line from the first word line voltage to a second word line voltage and changing the voltage of the selected bit line from the first bit line voltage to a second bit line voltage after the precharging.Type: GrantFiled: November 7, 2008Date of Patent: November 16, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Naoya Tokiwa
-
Publication number: 20100284213Abstract: A reverse recovery current of a diode is used for programming a cross-point memory. Programming of a crossbar memory device, comprising a diode with preferably short charge carriers lifetime and a storage element by keeping the device at one polarity for a period of time and then switching it from first polarity to second polarity (e.g., forward to reverse polarity of the diode). Programming occurs due to diode's reverse recovery current. The value and duration of the recovery current pulse are selected to program the storage element into one of plurality of electrically distinguish states by variation of the level of current flowing through the device in the first polarity of applied bias voltage, by variation of the speed for changing the bias voltage from first polarity to second polarity, and by steady state value of the second polarity voltage applied to the device in one or more embodiments.Type: ApplicationFiled: May 6, 2010Publication date: November 11, 2010Inventor: Semyon D. Savransky
-
Patent number: 7830697Abstract: A nonvolatile memory device includes at least one memory cell which comprises a diode and a metal oxide antifuse dielectric layer, and a first electrode and a second electrode electrically contacting the at least one memory cell. In use, the diode acts as a read/write element of the memory cell by switching from a first resistivity state to a second resistivity state different from the first resistivity state in response to an applied bias.Type: GrantFiled: June 25, 2007Date of Patent: November 9, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7821807Abstract: A photosensitive diode has an active region defining a majority carrier of a first conductivity type and a minority carrier of a second conductivity type. An extraction region is disposed on a first side of the active region and extracts minority carriers from the active region. It also has majority carriers within the extraction region flowing toward the active region in a condition of reverse bias. An exclusion region is disposed on a second side of the active region and has minority carriers within the exclusion region flowing toward the active region. It receives majority carriers from the active region. At least one of the extraction and exclusion region provides a barrier for substantially reducing flow of one of the majority carriers or the minority carriers, whichever is flowing toward the active region, while permitting flow of the other minority carriers or majority carriers flowing out of the active region.Type: GrantFiled: April 17, 2008Date of Patent: October 26, 2010Assignee: EPIR Technologies, Inc.Inventors: Silviu Velicu, Christoph H. Grein, Sivalingam Sivananthan
-
Patent number: 7816767Abstract: A negative differential resistance (NDR) diode and a memory cell incorporating that NDR diode are provided. The NDR diode comprises a p-type germanium region in contact with an n-type germanium region and forming a germanium pn junction diode. A first gate electrode overlies the p-type germanium region, is electrically coupled to the n-type germanium region, and is configured for coupling to a first electrical potential. A second gate electrode overlies the n-type germanium region and is configured for coupling to a second electrical potential. A third electrode is electrically coupled to the p-type germanium region and may be coupled to the second gate electrode. A small SRAM cell uses two such NDR diodes with a single pass transistor.Type: GrantFiled: February 10, 2009Date of Patent: October 19, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Gen Pei, Zoran Krivokapic
-
Patent number: 7804709Abstract: A memory unit includes a magnetic tunnel junction data cell electrically coupled to a bit line and a source line. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a polarized write current through the magnetic tunnel junction data cell. A transistor is electrically between the magnetic tunnel junction data cell and the bit line or source line and a diode is in thermal or electrical contact with the magnetic tunnel junction data cell to assist in resistance state switching.Type: GrantFiled: July 18, 2008Date of Patent: September 28, 2010Assignee: Seagate Technology LLCInventors: Xuguang Wang, Yiran Chen, Dimitar V. Dimitrov, Hongyue Liu, Xiaobin Wang
-
Patent number: 7804708Abstract: An integrated circuit including an array of memory cells and method. In one embodiment, each memory cell includes a resistively switching memory element and a selection diode for selecting one cell from the plurality of memory cells. The memory element is coupled with its top to a first selection line and with its bottom side to the selection diode, the diode further being coupled to the bottom side of a second selection line.Type: GrantFiled: July 30, 2008Date of Patent: September 28, 2010Assignee: Qimonda AGInventors: Ulrike Gruening-von Schwerin, Lothar Risch, Peter Baars, Klaus Muemmler, Stefan Tegen, Thomas Happ
-
MEMORY DEVICES INCLUDING DECODERS HAVING DIFFERENT TRANSISTOR CHANNEL DIMENSIONS AND RELATED DEVICES
Publication number: 20100238709Abstract: An integrated circuit memory device includes a memory cell array comprising memory cells having respective data storage regions therein, a plurality of pass transistors having different channel widths and/or channel lengths, and a plurality of conductive lines. Each of the conductive lines electrically couple a respective one of the pass transistors to ones of the memory cells. Each of the memory cells has a line resistance defined by a portion of the corresponding one of the conductive lines extending between the memory cell and the pass transistor coupled thereto. Ones of the memory cells having greater line resistances are coupled to ones of the pass transistors having greater channel widths and/or shorter channel lengths than ones of the memory cells having smaller line resistances. Each of the memory cells may also include a diode therein, and ones of the memory cells having greater line resistances may include diodes having lower resistances. Related devices are also discussed.Type: ApplicationFiled: March 16, 2010Publication date: September 23, 2010Inventors: Sung-ho Eun, Jae-Hee Oh -
Patent number: 7800933Abstract: A nonvolatile memory cell comprising a diode formed of semiconductor material can store memory states by changing the resistance of the semiconductor material by application of a set pulse (decreasing resistance) or a reset pulse (increasing resistance.) In preferred embodiments, set pulses are applied with the diode under forward bias, while reset pulses are applied with the diode in reverse bias. By switching resistivity of the semiconductor material of the diode, a memory cell can be either one-time programmable or rewriteable, and can achieve two, three, four, or more distinct data states.Type: GrantFiled: July 31, 2006Date of Patent: September 21, 2010Assignee: Sandisk 3D LLCInventors: Tanmay Kumar, S. Brad Herner, Roy E Scheuerlein, Christopher J Petti
-
Patent number: 7800932Abstract: A nonvolatile memory cell comprising doped semiconductor material and a diode can store memory states by changing the resistance of the doped semiconductor material by application of a set pulse (decreasing resistance) or a reset pulse (increasing resistance.) Set pulses are of short duration and above a threshold voltage, while reset pulses are longer duration and below a threshold voltage. In some embodiments multiple resistance states can be achieved, allowing for a multi-state cell, while restoring a prior high-resistance state allows for an rewriteable cell. In some embodiments, the diode and a switchable memory formed of doped semiconductor material are formed in series, while in other embodiments, the diode itself serves as the semiconductor switchable memory element.Type: GrantFiled: September 28, 2005Date of Patent: September 21, 2010Assignee: Sandisk 3D LLCInventors: Tanmay Kumar, S. Brad Herner
-
Patent number: 7800934Abstract: A method of operating a nonvolatile memory cell includes providing the nonvolatile memory cell comprising a diode which is fabricated in a first resistivity, unprogrammed state, and applying a forward bias to the diode having a magnitude greater than a minimum voltage required for programming the diode to switch the diode to a second resistivity, programmed state. The second resistivity state is lower than the first resistivity state.Type: GrantFiled: June 25, 2007Date of Patent: September 21, 2010Assignee: Sandisk 3D LLCInventors: Tanmay Kumar, S. Brad Herner, Christopher J. Petti
-
Patent number: 7796418Abstract: A disclosed embodiment is a programmable memory cell comprising an elevated ground node having a voltage greater than a common ground node by an amount substantially equal to a voltage drop across a trigger point adjustment element. In one embodiment, the trigger point adjustment element can be a diode. The trigger voltage of the programmable memory cell is raised closer to a supply voltage when current passes through the trigger point adjustment element during a write operation. The programmable memory cell can comprise a pair of cross-coupled inverters, and first and second programmable antifuses that can be coupled to each inverter in the pair of cross-coupled inverters. Since the trigger voltage of the programmable memory cell is raised closer to the supply voltage, a programmed antifuse can easily reach below the trigger voltage and result in a successful write operation even when the supply voltage is a low voltage.Type: GrantFiled: March 19, 2008Date of Patent: September 14, 2010Assignee: Broadcom CorporationInventors: Jonathan Schmitt, Joseph Glenn, Douglas Smith, Myron Buer
-
Publication number: 20100208517Abstract: A memory architecture that employs one or more semiconductor PIN diodes is provided. The memory employs a substrate that includes a buried bit/word line and a PIN diode. The PIN diode includes a non-intrinsic semiconductor region, a portion of the bit/word line, and an intrinsic semiconductor region positioned between the non-intrinsic region and the portion of the bit/word line.Type: ApplicationFiled: February 13, 2009Publication date: August 19, 2010Applicant: Spansion LLCInventors: Wai Lo, Christie Marrian, Tzu-Ning Fang, Sameer Haddad
-
Publication number: 20100202187Abstract: A data read/write device according to an example of the present invention includes a recording layer, and means for applying a voltage to the recording layer, generating a resistance change in the recording layer, and recording data. The recording layer is composed of a composite compound having at least two types of cation elements, at least one type of the cation element is a transition element having a “d” orbit in which electrons have been incompletely filled, and the shortest distance between the adjacent cation elements is 0.32 nm or less.Type: ApplicationFiled: April 19, 2010Publication date: August 12, 2010Inventors: Koichi Kubo, Takahiro Hirai, Shinya Aoki, Robin Carter, Chikayoshi Kamata
-
Patent number: 7768825Abstract: A gated diode nonvolatile memory cell with a charge storage structure includes a diode structure with an additional gate terminal and a diffusion barrier structure between the diode nodes. Example embodiments include the individual memory cell, an array of such memory cells, methods of operating the memory cell or array of memory cells, and methods of manufacturing the same.Type: GrantFiled: January 2, 2007Date of Patent: August 3, 2010Assignee: Macronix International Co., Ltd.Inventors: Hsuan Ling Kao, Wen Jer Tsai, Tien Fan Ou
-
Patent number: 7755937Abstract: A semiconductor device, includes a memory cell including a thyristor element with a gate having a pnpn structure formed on a semiconductor substrate and having first and second terminals, and an access transistor formed on the semiconductor substrate and having first and second terminals connected to a bit line and the first terminal of the thyristor element, respectively, and a control section including a load current element whose load current flows, upon reading out operation, to the second terminal side of the thyristor element and configured to carry out access control to the memory cell.Type: GrantFiled: September 10, 2008Date of Patent: July 13, 2010Assignee: Sony CorporationInventor: Makoto Kitagawa
-
Patent number: 7746690Abstract: A memory operable at a high speed is obtained. This memory comprises a plurality of word lines, first transistors each connected to each the plurality of word lines for entering an ON-state through selection of the corresponding word line, a plurality of memory cells including diodes having cathodes connected to the source or drain regions of the first transistors respectively and a data determination portion connected to the drain or source regions of the first transistors for determining data read from a selected memory cell.Type: GrantFiled: March 28, 2007Date of Patent: June 29, 2010Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada
-
Publication number: 20100157710Abstract: A two-terminal memory cell including a Schottky metal-semiconductor contact as a non-ohmic device (NOD) allows selection of two-terminal cross-point memory array operating voltages that eliminate “half-select leakage current” problems present when other types of non-ohmic devices are used. The NOD structure can comprise a “metal/oxide semiconductor/metal” or a “metal/lightly-doped single layer polycrystalline silicon.” The memory cell can include a two-terminal memory element including at least one conductive oxide layer (e.g., a conductive metal oxide—CMO, such as a perovskite or a conductive binary oxide) and an electronically insulating layer (e.g., yttria-stabilized zirconia—YSZ) in contact with the CMO. The NOD can be included in the memory cell and configured electrically in series with the memory element. The memory cell can be positioned in a two-terminal cross-point array between a pair of conductive array lines (e.g., a bit line and a word line) across which voltages for data operations are applied.Type: ApplicationFiled: September 2, 2009Publication date: June 24, 2010Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: Roy Lambertson, Lawrence Schloss
-
Publication number: 20100149865Abstract: One of the simplest forms of data storage devices is the diode array storage device. However, a problem with diode array storage devices is that as the size of the array increases, the number of non-addressed diodes connected between a given selected row or column of the array and the non-addressed columns or rows of the array, respectively, also becomes very large. While the leakage current through any one non-addressed diode on the selected row or column will have little impact on the operation of the device, the cumulative leakage through multiple thousands of non-addressed diodes can become significant. This aggregate leakage current can become great enough that the output voltage can be shifted such that the threshold for distinguishing between a one state and a zero state of the addressed diode location can become obscured and can result in a misreading of the addressed diode location. The present invention is a means to manage the leakage currents in a diode array storage device.Type: ApplicationFiled: December 8, 2009Publication date: June 17, 2010Applicant: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: 7738274Abstract: A content-addressable memory (“CAM”) architecture and method for reducing power consumption thereof are described. A CAM cell array includes CAM cells, each of which includes two thyristor-based storage elements. Each thyristor-based storage element of the CAM cells has a control gate, an anode, and a cathode for providing control gates, anodes, and cathodes of the CAM cells. The CAM cell array further includes matchlines directly coupled to the cathodes of the CAM cells; searchlines directly coupled to the anodes of the CAM cell; and gatelines coupled to the control gates of the CAM cells.Type: GrantFiled: March 27, 2008Date of Patent: June 15, 2010Assignee: T-RAM Semiconductor, Inc.Inventors: Farid Nemati, Bruce Lynn Bateman
-
Patent number: RE41733Abstract: A read-only data storage and retrieval device is presented having no moving parts and requiring very low power. Addressing can be accomplished sequentially where the address increments automatically or can be accomplished randomly. High density storage is achieved through the use of a highly symmetric diode matrix that is addressed in both coordinate directions; its symmetry makes the Dual-addressed Rectifier Storage (DRS) Array very scaleable scalable, particularly when made as an integrated circuit. For even greater storage flexibility, multiple digital rectifier storage arrays can be incorporated into the device, one or more of which can be made removable and interchangeable.Type: GrantFiled: March 29, 2001Date of Patent: September 21, 2010Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: RE42310Abstract: A read-only data storage and retrieval device is presented having no moving parts and requiring very low power. Addressing can be accomplished sequentially where the address increments automatically or can be accomplished randomly. High density storage is achieved through the use of a highly symmetric diode matrix that is addressed in both coordinate directions; its symmetry makes the Dual-addressed Rectifier Storage (DRS) Array very scaleable, particularly when made as an integrated circuit. For even greater storage flexibility, multiple digital rectifier storage arrays can be incorporated into the device, one or more of which can be made removable and interchangeable.Type: GrantFiled: July 19, 2007Date of Patent: April 26, 2011Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard