Bioplar And Fet Patents (Class 365/177)
-
Patent number: 7843721Abstract: A memory device including a static random access memory (SRAM) cell comprising junction field effect transistors (JFETs) has been disclosed. The memory cell includes a first bipolar junction transistor (BJT) for driving a bit line at logic levels having a potential outside the potential range in which the SRAM cell operates. An amplifier including a level translator circuit provides a level shifting operation on the data provided by the bit line to provide level shifted data having a voltage swing within the potential range in which the SRAM cell operates. The level translator circuit includes a second BJT. In this way, fast read operation of a SRAM cell comprising JFETs may be provided.Type: GrantFiled: September 18, 2008Date of Patent: November 30, 2010Assignee: SuVolta, Inc.Inventors: Richard K. Chou, Damodar R. Thummalapally
-
Patent number: 7733693Abstract: There are many inventions described and illustrated herein. In a first aspect, the present invention is directed to a memory device and technique of reading data from and writing data into memory cells of the memory device. In this regard, in one embodiment of this aspect of the invention, the memory device and technique for operating that device that minimizes, reduces and/or eliminates the debilitating affects of the charge pumping phenomenon. This embodiment of the present invention employs control signals that minimize, reduce and/or eliminate transitions of the amplitudes and/or polarities. In another embodiment, the present invention is a semiconductor memory device including a memory array comprising a plurality of semiconductor dynamic random access memory cells arranged in a matrix of rows and columns.Type: GrantFiled: April 8, 2008Date of Patent: June 8, 2010Assignee: Innovative Silicon ISi SAInventors: Richard Ferrant, Serguei Okhonin, Eric Carman, Michel Bron
-
Patent number: 7728407Abstract: A semiconductor device includes a semiconductor substrate, and an electrical fuse including a first conductor including a first cutting target region, and a second conductor branched from the first conductor and connected to the first conductor and including a second cutting target region, which are formed on the semiconductor substrate, wherein a flowing-out region is formed of the first conductor flowing toward outside between the first cutting target region and the second cutting target region in a condition of cutting the electrical fuse.Type: GrantFiled: May 16, 2007Date of Patent: June 1, 2010Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Patent number: 7701750Abstract: Memory devices are described herein along with method for operating the memory device. A memory cell as described herein includes a first electrode and a second electrode. The memory cell also comprises phase change material having first and second active regions arranged in series along an inter-electrode current path between the first and second electrode.Type: GrantFiled: May 8, 2008Date of Patent: April 20, 2010Assignee: Macronix International Co., Ltd.Inventors: Yen-Hao Shih, Chieh Fang Chen, Hsiang-Lan Lung
-
Patent number: 7679955Abstract: A switching device and methods of making and operating the same are provided. In one aspect, a method of operating a switching device is provided that includes providing a MOS transistor that has a gate, a source region, a drain region and a body region. A bipolar transistor is provided that has a collector, a base and an emitter. The body region of the MOS transistor serves as the base of the bipolar transistor and the drain region of the MOS transistor serves as the collector of the bipolar transistor. Activation of the MOS transistor causes the bipolar transistor to turn on. The MOS transistor is activated to turn on the bipolar transistor and the bipolar transistor delivers current to the source region.Type: GrantFiled: December 24, 2006Date of Patent: March 16, 2010Assignee: Advanced Micro Devices, Inc.Inventor: Hyun-Jin Cho
-
Patent number: 7679963Abstract: An intergrated circuit having a drive circuit is disclosed. One embodiment provides an intergrated memory circuit arrangement with a drive circuit for an EEPROM. In one embodiment, the drive circuit contains tunnel field effect transistors and can be produced in particular on a small chip area.Type: GrantFiled: July 8, 2005Date of Patent: March 16, 2010Assignee: Infineon Technologies AGInventors: Ronald Kakoschke, Thomas Nirschl, Doris Schmitt-Landsiedel
-
Publication number: 20100020597Abstract: A technique of writing, programming, holding, maintaining, sampling, sensing, reading and/or determining the data state of a memory cell of a memory cell array (for example, a memory cell array having a plurality of memory cells which consist of an electrically floating body transistor). In one aspect, the present inventions are directed to techniques to control and/or operate a semiconductor memory cell (and memory cell array having a plurality of such memory cells as well as an integrated circuit device including a memory cell array) having one or more electrically floating body transistors in which an electrical charge is stored in the body region of the electrically floating body transistor. The techniques of the present inventions may employ bipolar transistor currents to control, write and/or read a data state in such a memory cell.Type: ApplicationFiled: October 5, 2009Publication date: January 28, 2010Inventors: Serguei Okhonin, Mikhail Ngoga
-
Patent number: 7639528Abstract: Structures and methods for write once read only memory employing charge trapping are provided. The write once read only memory cell includes a metal oxide semiconductor field effect transistor (MOSFET) in a substrate. The MOSFET has a first source/drain region, a second source/drain region, and a channel region between the first and the second source/drain regions. A gate insulator is formed opposing the channel region. The gate insulator includes a number of high work function nanoparticles. A gate is formed on the gate insulator. A plug is coupled to the first source/drain region and couples the first source/drain region to an array plate. A transmission line is coupled to the second source/drain region. The MOSFET is a programmed MOSFET having a charge trapped in the number of high work function nanoparticles in the gate insulator adjacent to the first source/drain region.Type: GrantFiled: August 3, 2007Date of Patent: December 29, 2009Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7606066Abstract: A technique of writing, programming, holding, maintaining, sampling, sensing, reading and/or determining the data state of a memory cell of a memory cell array (for example, a memory cell array having a plurality of memory cells which consist of an electrically floating body transistor). In one aspect, the present inventions are directed to techniques to control and/or operate a semiconductor memory cell (and memory cell array having a plurality of such memory cells as well as an integrated circuit device including a memory cell array) having one or more electrically floating body transistors in which an electrical charge is stored in the body region of the electrically floating body transistor. The techniques of the present inventions may employ bipolar transistor currents to control, write and/or read a data state in such a memory cell.Type: GrantFiled: August 24, 2006Date of Patent: October 20, 2009Assignee: Innovative Silicon ISi SAInventors: Serguei Okhonin, Mikhail Nagoga
-
Publication number: 20090256205Abstract: The present invention, in one embodiment, provides a memory device including a substrate including at least one device region; a first field effect transistor having a first threshold voltage and a second field effect transistor having a second threshold voltage, the second field effect transistor including a second active region present in the at least one device region of the substrate, the second active region including a second drain and a second source separated by a second channel region, wherein the second channel region includes a second trap that stores holes produced when the first field effect transistor is in the on state, wherein the holes stored in the second trap increase the second threshold voltage to be greater than the first threshold voltage.Type: ApplicationFiled: April 10, 2008Publication date: October 15, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Qingqing Liang, Werner A. Rausch, Huilong Zhu
-
Patent number: 7593257Abstract: A memory capable of suppressing reduction of data determination accuracy is provided. This memory includes a memory cell connected to a bit line for holding data and a bipolar transistor whose base is connected to the bit line. In data reading, the memory reads the data by amplifying a current, corresponding to the data of the memory cell, appearing on the bit line with the bipolar transistor.Type: GrantFiled: February 14, 2006Date of Patent: September 22, 2009Inventors: Yoshiki Murayama, Kouichi Yamada
-
Patent number: 7589992Abstract: A semiconductor device and method for arranging and manufacturing the same are disclosed. The semiconductor device includes a plurality of inverters including at least one first pull-up transistor and first pull-down transistor and inverting and outputting an input signal, respectively; and a plurality of NAND gates including at least two second pull-up transistor and second pull-down transistor and generating an output signal having a high level if at least one of at least two input signals has a low level, respectively, wherein the at least one first pull-up transistor and first pull-down transistor and the at least two second pull-up transistor and second pull-down transistor are stacked and arranged on at least two layers.Type: GrantFiled: December 10, 2007Date of Patent: September 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Gong-Heum Han, Hyou-Youn Nam, Bo-Tak Lim, Han-Byung Park, Soon-Moon Jung, Hoon Lim
-
Patent number: 7580299Abstract: A circuit for generating a reference voltage in a memory device includes a switching section, a first voltage generator, a second voltage generator and a comparator. The switching section controls a supply of a power supply voltage in response to a control signal. The first voltage generator generates a reference voltage and a first voltage by dividing the power supply voltage provided through the switching section, and has a negative temperature coefficient characteristic. The second voltage generator generates the reference voltage and a second voltage having a positive temperature coefficient characteristic. The comparator compares the first voltage with the second voltage, and controls the switching section in accordance with the comparison result.Type: GrantFiled: June 29, 2007Date of Patent: August 25, 2009Assignee: Hynix Semiconductor Inc.Inventor: You Sung Kim
-
Publication number: 20090201723Abstract: A semiconductor device along with circuits including the same and methods of operating the same are described. The device comprises a memory cell including one transistor. The transistor comprises a gate, an electrically floating body region, and a source region and a drain region adjacent the body region. Data stored in memory cells of the device is inherently refreshed during hold operations.Type: ApplicationFiled: February 6, 2009Publication date: August 13, 2009Inventors: Serguei Okhonin, Mikhail Nagoga
-
Patent number: 7558100Abstract: A phase change memory device may include an integrated circuit substrate and first and second phase change memory elements on the integrated circuit substrate. The first phase change memory element may include a first phase change material having a first crystallization temperature. The second phase change memory element may include a second phase change material having a second crystallization temperature. Moreover, the first and second crystallization temperatures may be different so that the first and second phase change memory elements are programmable at different temperatures. Related methods and systems are also discussed.Type: GrantFiled: July 25, 2007Date of Patent: July 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Ho Ahn, Hideki Horii, Jun-Soo Bae
-
Static random access memory having cells with junction field effect and bipolar junction transistors
Publication number: 20090168508Abstract: A static random access memory (SRAM) device can include at least one SRAM cell having storage section that includes at least a first junction field effect transistor (JFET) with a gate terminal formed from a semiconductor layer deposited on a substrate surface. The storage section can also include at least a first storage node that provides a potential corresponding to a stored data value. The SRAM cell further includes a first access section that includes at least a first bipolar junction transistor (BJT) having an emitter formed from the semiconductor layer.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Ashok K. Kapoor, Damodar R. Thummalapally, Abhijit Ray -
Patent number: 7554839Abstract: A symmetrical blocking transient voltage suppressing (TVS) circuit for suppressing a transient voltage includes an NPN transistor having a base electrically connected to a common source of two transistors whereby the base is tied to a terminal of a low potential in either a positive or a negative voltage transient. The two transistors are two substantially identical transistors for carrying out a substantially symmetrical bi-directional clamping a transient voltage. These two transistors further include a first and second MOSFET transistors having an electrically interconnected source. The first MOSFET transistor further includes a drain connected to a high potential terminal and a gate connected to the terminal of a low potential and the second MOSFET transistor further includes a drain connected to the terminal of a low potential terminal and a gate connected to the high potential terminal.Type: GrantFiled: September 30, 2006Date of Patent: June 30, 2009Assignee: Alpha & Omega Semiconductor, Ltd.Inventor: Madhur Bobde
-
Publication number: 20090141550Abstract: A memory cell array and device having a memory cell array (i.e., an integrated circuit device, for example, a logic device (such as, a microcontroller or microprocessor) or a memory device (such as, a discrete memory)) including electrically floating body transistors in which electrical charge is stored in the body of the transistor, and techniques for reading, controlling and/or operating such memory cell array and such device. The memory cell array and device include a variable and/or programmable word length. The word length relates to the selected memory cells of a selected row of memory cells (which is determined via address data). In one embodiment, the word length may be any number of memory cells of a selected row which is less than or equal to the total number of memory cells of the selected row of the memory array.Type: ApplicationFiled: February 13, 2009Publication date: June 4, 2009Inventor: Eric Carman
-
Patent number: 7539069Abstract: This disclosure concerns a memory comprising a memory cell; a first and a second sense nodes transmitting the data on the first and the second bit lines which transmits data with reversed polarities from each other; a first transfer gate provided between the first bit line and the first sense node; a second transfer gate provided between the second bit line and the second sense node; a latch circuit provided between the first and the second sense nodes; a write signal line activated when the data is written or restore to the cell; and a gate circuit connecting the write signal line to the first bit line and the first sense node to the second bit line, or connecting the write signal line to the second bit line and the second sense node to the first bit line, when the data is written or restore.Type: GrantFiled: May 14, 2007Date of Patent: May 26, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Katsuyuki Fujita
-
Patent number: 7539931Abstract: In a preferred embodiment, the invention provides a method for reducing soft errors in logic. After obtaining two delayed clock signals, the delayed clock signals, the clock signal, and an output from a logic circuit are applied to a triple redundant memory element. The delay of the first delayed clock signal is equal to or greater than the pulse width of a soft error event occurring in the logic circuit. The delay of the second delayed clock signal is equal to or greater than half the pulse width of a soft error event occurring in the logic circuit.Type: GrantFiled: April 8, 2005Date of Patent: May 26, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventor: Larry J. Thayer
-
Patent number: 7525847Abstract: A semiconductor device includes at least two transistors and a charge-trapping structure. The charge-trapping structure traps charges, which are moved from a selected transistor toward a non-selected transistor, adjacent to the selected transistor among the transistors, thereby preventing a threshold voltage of the non-selected transistor from being increased. Thus, the charge-trapping structure traps the charges so that an increase of the threshold voltage of the non-selected voltage is suppressed.Type: GrantFiled: November 18, 2005Date of Patent: April 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-Cheol Lee, Ki-Jik Lee
-
Patent number: 7499331Abstract: A semiconductor memory device including a memory cell including a floating body in an electrically floating state and storing therein data according to number of a plurality of majority carriers accumulated in the floating body; a dummy cell generating a reference signal based on which the data stored in the memory cell is detected; a word line connected to a gate of the memory cell; a dummy word line connected to a gate of the dummy cell; a bit line connected to a source or a drain of the memory cell and a source or a drain of the dummy cell; and a diffused layer adjacent to the source or the drain of the dummy cell, the diffused layer being equal in conduction type to the floating body of the dummy cell, wherein the floating body of the dummy cell, the source or the drain of the dummy cell, and the diffused layer constitute a bipolar transistor.Type: GrantFiled: December 18, 2006Date of Patent: March 3, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Takashi Ohsawa
-
Patent number: 7492632Abstract: A memory cell array and device having a memory cell array (i.e., an integrated circuit device, for example, a logic device (such as, a microcontroller or microprocessor) or a memory device (such as, a discrete memory)) including electrically floating body transistors in which electrical charge is stored in the body of the transistor, and techniques for reading, controlling and/or operating such memory cell array and such device. The memory cell array and device include a variable and/or programmable word length. The word length relates to the selected memory cells of a selected row of memory cells (which is determined via address data). In one embodiment, the word length may be any number of memory cells of a selected row which is less than or equal to the total number of memory cells of the selected row of the memory array.Type: GrantFiled: March 15, 2007Date of Patent: February 17, 2009Assignee: Innovative Silicon ISi SAInventor: Eric Carman
-
Patent number: 7483296Abstract: A memory device is proposed. The memory device includes a plurality of memory cells, wherein each memory cell includes a storage element and a selector for selecting the corresponding storage element during a reading operation or a programming operation. The selector includes a unipolar element and a bipolar element. The memory device further includes control means for prevalently enabling the unipolar element during the reading operation or the bipolar element during the programming operation.Type: GrantFiled: September 22, 2005Date of Patent: January 27, 2009Inventors: Ferdinando Bedeschi, Fabio Pellizzer, Augusto Benvenuti, Loris Vendrame, Paola Zuliani
-
Patent number: 7479654Abstract: A memory array includes a plurality of memory cells, each of which receives a bit line, a first word line, and a second word line. Each memory cell includes a cell selection circuit, which allows the memory cell to be selected. Each memory cell also includes a two-terminal switching device, which includes first and second conductive terminals in electrical communication with a nanotube article. The memory array also includes a memory operation circuit, which is operably coupled to the bit line, the first word line, and the second word line of each cell. The circuit can select the cell by activating an appropriate line, and can apply appropriate electrical stimuli to an appropriate line to reprogrammably change the relative resistance of the nanotube article between the first and second terminals. The relative resistance corresponds to an informational state of the memory cell.Type: GrantFiled: November 15, 2005Date of Patent: January 20, 2009Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Frank Guo, Thomas Rueckes, Steven L. Konsek, Mitchell Meinhold, Max Strasburg, Ramesh Sivarajan, X. M. Henry Huang
-
Patent number: 7477540Abstract: A technique of sampling, sensing, reading and/or determining the data state of a memory cell (of, for example, a memory cell array) including an electrically floating body transistor. In this regard, the intrinsic bipolar transistor current component is employed to read and/or determine the data state of the electrically floating body memory cell. During the read operation, the data state is determined primarily by or read (or sensed) substantially using the bipolar current component responsive to the read control signals and significantly less by the interface channel current component, which is negligible relative to the bipolar component. The bipolar transistor current component may be very sensitive to the floating body potential due to the high gain of the intrinsic bipolar transistor of the electrically floating body transistor.Type: GrantFiled: September 28, 2007Date of Patent: January 13, 2009Assignee: Innovative Silicon ISi SAInventors: Serguei Okhonin, Mikhail Nagoga
-
Patent number: 7460422Abstract: A system for determining a history state of data in a data retaining device are disclosed. A state of a partially-depleted silicon-on-insulator (PD SOI) device coupled to a data retaining device is measured to indicate a body voltage of the PD SOI device. The body voltage of the PD SOI device may indicate, among others, how long the PD SOI device has been idling, which indirectly indicates how long data in the data retaining device has not been accessed. As such, the current invention may be used efficiently with, e.g., a cache replacement algorithm in a management of the data retaining device.Type: GrantFiled: April 12, 2006Date of Patent: December 2, 2008Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvis, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7443722Abstract: A semiconductor device includes a bulk semiconductor substrate, a plurality of storage elements, a bit line, a first voltage being applied to the first region side of the thyristor, and a voltage lower than the first voltage being applied to a word line. The plurality of storage elements formed on the bulk semiconductor substrate and each including a thyristor formed on the bulk semiconductor substrate and including a first region of a first conductor type, a second region of a second conduction type opposite to the first conduction type, a third region of the first conduction type and a fourth region of the second conduction type jointed together in order, a gate electrode formed on the third region, and a field effect transistor formed on the semiconductor substrate on which the thyristor is formed and connected to the fourth region of the thyristor.Type: GrantFiled: June 13, 2007Date of Patent: October 28, 2008Assignee: Sony CorporationInventor: Taro Sugizaki
-
Patent number: 7415245Abstract: An ultrawideband radio frequency pulse is generated by shaping a carrier signal having a selected frequency with a window function. The shaped carrier is gated to produce the ultrawideband pulse. In further embodiments, the window function comprises a sinusoidal function, and the ultrawideband pulse is formed via a mixer and a CMOS radio frequency switch.Type: GrantFiled: March 31, 2004Date of Patent: August 19, 2008Assignee: Intel CorporationInventors: Keith R Tinsley, Jeffery R Foerster, Minnie Ho, Evan R Green, Luiz M. Franca-Neto, Siva G. Narendra
-
Publication number: 20080111154Abstract: The present invention provides an integrated semiconductor device that includes a semiconductor substrate, a first device containing a heterojunction bipolar transistor (HBT) located in a first region of the semiconductor substrate, wherein the HBT includes a base region containing a first portion of a SiGe or SiGeC layer, and a second device located in a second region of the semiconductor substrate, wherein the second device includes an interconnect containing a second portion of the SiGe or SiGeC layer. In a specific embodiment of the present invention, the second device is a memory device including a trench capacitor and a field effect transistor (FET) that are electrically connected together by the second portion of the SiGe or SiGeC layer. Alternatively, the second device is a trench-biased PNPN silicon controlled rectifier (SCR). The present invention also provides a novel reversibly programmable device or a novel memory device formed by a novel trench-biased SCR device.Type: ApplicationFiled: November 10, 2006Publication date: May 15, 2008Inventor: Steven Voldman
-
Patent number: 7362609Abstract: A one-transistor (1T) NVRAM cell that utilizes silicon carbide (SiC) to provide both isolation of non equilibrium charge, and fast and non destructive charging/discharging. To enable sensing of controlled resistance (and many memory levels) rather than capacitance, the cell incorporates a memory transistor that can be implemented in either silicon or Sic. The 1T cell has diode isolation to enable implementation of the architectures used in the present flash memories, and in particular the NOR and the NAND arrays. The 1T cell with diode isolation is not limited to SiC diodes. The fabrication method includes the step of forming a nitrided silicon oxide gate on the Sic substrate and subsequently carrying out the ion implantation and then finishing the formation of a self aligned MOSFET.Type: GrantFiled: September 12, 2003Date of Patent: April 22, 2008Assignee: Griffith UniversityInventors: Barry H. Harrison, Sima Dimitrijev
-
Patent number: 7349273Abstract: An access circuit selectively couples an externally accessible terminal to each of a plurality of isolated DRAM wells in which respective DRAM arrays are fabricated. The access circuit for each well includes first and second transistors fabricated in respective wells coupled between the externally accessible terminal and a respective one of the DRAM wells. The well of the first transistor is coupled to the externally accessible terminal, and the well of the other transistor is coupled to a respective DRAM well. A control circuit applies select signals to gate electrodes of the first and second transistors. The control circuit includes respective shunt transistors that shunt the gate electrodes to the source regions of the first and second transistors when the transistors are turned off to isolate the respective DRAM wells from the external terminal regardless of the magnitude and polarity of a test voltage applied to the externally accessible terminal.Type: GrantFiled: October 27, 2006Date of Patent: March 25, 2008Assignee: Micron Technology, Inc.Inventor: David A. Zimlich
-
Publication number: 20080061346Abstract: One-transistor (1T) capacitor-less DRAM cells each include a MOS transistor having a bias gate layer that separates a floating body region from a base substrate. The MOS transistor functions as a storage device, eliminating the need of the storage capacitor. Logic “1” is written to and stored in the storage device by causing majority carriers (holes in an NMOS transistor) to accumulate and be held in the floating body region next to the bias gate layer, and is erased by removing the majority carriers from where they are held.Type: ApplicationFiled: September 7, 2006Publication date: March 13, 2008Inventors: Sanh D. Tang, Gordon Haller, Daniel H. Doyle
-
Patent number: 7336530Abstract: A pixel circuit with a dual gate PMOS is formed by forming two P+ regions in an N? well. The N? well is in a P? type substrate. The two P+ regions form the source and drain of a PMOS transistor. The PMOS transistors formed within the N? well will not affect the collection of the photo-generated charge as long as the source and drain potentials of the PMOS transistors are set at a lower potential than the N? well potential so that they remain reverse biased with respect to the N? well. One of the P+ regions used to form the source and drain regions can be used to reset the pixel after it has been read in preparation for the next cycle of accumulating photo-generated charge. The N? well forms a second gate for the dual gate PMOS transistor since the potential of the N? well 12 affects the conductivity of the channel of the PMOS transistor. The addition of two NMOS transistors enables the readout signal to be stored at the gate of one of the NMOS transistors thereby making a snapshot imager possible.Type: GrantFiled: August 23, 2006Date of Patent: February 26, 2008Assignee: Digital Imaging Systems GmbHInventors: Taner Dosluoglu, Nathaniel Joseph McCaffrey
-
Publication number: 20080031036Abstract: A switching device and methods of making and operating the same are provided. In one aspect, a method of operating a switching device is provided that includes providing a MOS transistor that has a gate, a source region, a drain region and a body region. A bipolar transistor is provided that has a collector, a base and an emitter. The body region of the MOS transistor serves as the base of the bipolar transistor and the drain region of the MOS transistor serves as the collector of the bipolar transistor. Activation of the MOS transistor causes the bipolar transistor to turn on. The MOS transistor is activated to turn on the bipolar transistor and the bipolar transistor delivers current to the source region.Type: ApplicationFiled: December 24, 2006Publication date: February 7, 2008Inventor: Hyun-Jin Cho
-
Patent number: 7324366Abstract: A nonvolatile memory array includes a plurality of word lines, a plurality of bit lines, a plurality of source lines, and a plurality of nonvolatile memory cells. Each of at least a subset of the plurality of memory cells has a first terminal connected to one of the plurality of word lines, a second terminal connected to one of the plurality of bit lines, and a third terminal connected to one of the plurality of source lines. At least one of the memory cells includes a bipolar programmable storage element operative to store a logic state of the memory cell, a first terminal of the bipolar programmable storage element connecting to one of a corresponding first one of the bit lines and a corresponding first one of the source lines, and a metal-oxide-semiconductor device including first and second source/drains and a gate.Type: GrantFiled: April 21, 2006Date of Patent: January 29, 2008Assignee: International Business Machines CorporationInventors: Johannes Georg Bednorz, Chung Hon Lam, Gerhard Ingmar Meijer
-
Publication number: 20080002463Abstract: A semiconductor device includes a bulk semiconductor substrate, a plurality of storage elements, a bit line, a first voltage being applied to the first region side of the thyristor, and a voltage lower than the first voltage being applied to a word line. The plurality of storage elements formed on the bulk semiconductor substrate and each including a thyristor formed on the bulk semiconductor substrate and including a first region of a first conductor type, a second region of a second conduction type opposite to the first conduction type, a third region of the first conduction type and a fourth region of the second conduction type jointed together in order, a gate electrode formed on the third region, and a field effect transistor formed on the semiconductor substrate on which the thyristor is formed and connected to the fourth region of the thyristor.Type: ApplicationFiled: June 13, 2007Publication date: January 3, 2008Inventor: Taro Sugizaki
-
Patent number: 7315466Abstract: A semiconductor device and method for arranging and manufacturing the same are disclosed. The semiconductor device includes a plurality of inverters including at least one first pull-up transistor and first pull-down transistor and inverting and outputting an input signal, respectively; and a plurality of NAND gates including at least two second pull-up transistor and second pull-down transistor and generating an output signal having a high level if at least one of at least two input signals has a low level, respectively, wherein the at least one first pull-up transistor and first pull-down transistor and the at least two second pull-up transistor and second pull-down transistor are stacked and arranged on at least two layers.Type: GrantFiled: July 28, 2005Date of Patent: January 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Gong-Heum Han, Hyou-Youn Nam, Bo-Tak Lim, Han-Byung Park, Soon-Moon Jung, Hoon Lim
-
Patent number: 7310266Abstract: A DAC having a memory mat including a plurality of first memory cells, and a plurality of output lines connected to the plurality of first memory cells. Each of the plurality of memory cells has a first memory portion including bipolar transistors and storing information in non-volatility based on whether a junction of the bipolar transistors is destroyed or not, and a second memory portion connected to the first memory portion and for outputting information to corresponding one of the plurality of output lines. The DAC has a first mode in which information is transferred from the first memory portions to the second memory portions when the information is written into the second memory portions, and a second mode in which the second memory portions are specified externally and information is written into the second memory portions.Type: GrantFiled: April 25, 2006Date of Patent: December 18, 2007Assignee: Hitachi, Ltd.Inventors: Ryusuke Sahara, Mitsugu Kusunoki, Kazutaka Mori, Hiroshige Kogayu
-
Patent number: 7310259Abstract: An access circuit selectively couples an externally accessible terminal to each of a plurality of isolated DRAM wells in which respective DRAM arrays are fabricated. The access circuit for each well includes first and second transistors fabricated in respective wells coupled between the externally accessible terminal and a respective one of the DRAM wells. The well of the first transistor is coupled to the externally accessible terminal, and the well of the other transistor is coupled to a respective DRAM well. A control circuit applies select signals to gate electrodes of the first and second transistors. The control circuit includes respective shunt transistors that shunt the gate electrodes to the source regions of the first and second transistors when the transistors are turned off to isolate the respective DRAM wells from the external terminal regardless of the magnitude and polarity of a test voltage applied to the externally accessible terminal.Type: GrantFiled: May 23, 2006Date of Patent: December 18, 2007Assignee: Micron Technology, Inc.Inventor: David A. Zimlich
-
Patent number: 7301803Abstract: A method and a device for the coding and decoding of an information symbol for transmission over a transmission channel or a received signal value is described and illustrated, whereby a channel symbol used for coding is selected from at least two available channel symbols by means of a pre-calculated expected received signal value. The pre-calculation is achieved, based on the echo properties of the transmission channel and transmission values already sent. A pre-coding method with low receiver-side calculation requirement is thus prepared, whereby the information symbol can be transmitted by means of various channel symbols and thus various transmission values can also be transmitted. The possible selections may be used for minimization of the transmission energy and/or to achieve a minimal disturbance or even a constructive effect through the inter-symbol interference occurring on transmission.Type: GrantFiled: December 15, 2005Date of Patent: November 27, 2007Assignee: Innovative Silicon S.A.Inventors: Serguei Okhonin, Mikhail Nagoga
-
Patent number: 7286396Abstract: A BLT can include a different channel length, channel width, or both to compensate for bit line loading effects. The channel length and/or channel width of the transistor structure can be configured so as to achieve a desired loading. Thus, the bit line transistor structure can improve global metal bit line loading uniformity and provide greater uniformity in bit line bias. Additionally, the greater uniformity in bit line bias can improve reliability.Type: GrantFiled: October 12, 2005Date of Patent: October 23, 2007Assignee: Macronix International Co., Ltd.Inventors: Ling Kuey Yang, Chen Chin Liu, Lan Ting Huang, Po Hsuan Wu
-
Patent number: 7280394Abstract: Field effect devices having a drain controlled via a nanotube switching element. Under one embodiment, a field effect device includes a source region and a drain region of a first semiconductor type and a channel region disposed therebetween of a second semiconductor type. The source region is connected to a corresponding terminal. A gate structure is disposed over the channel region and connected to a corresponding terminal. A nanotube switching element is responsive to a first control terminal and a second control terminal and is electrically positioned in series between the drain region and a terminal corresponding to the drain region. The nanotube switching element is electromechanically operable to one of an open and closed state to thereby open or close an electrical communication path between the drain region and its corresponding terminal.Type: GrantFiled: June 9, 2004Date of Patent: October 9, 2007Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Thomas Rueckes, Brent M. Segal
-
Patent number: 7259984Abstract: Metal nanocrystal memories are fabricated to include higher density states, stronger coupling with the channel, and better size scalability, than has been available with semiconductor nanocrystal devices. A self-assembled nanocrystal formation process by rapid thermal annealing of ultra thin metal film deposited on top of gate oxide is integrated with NMOSFET to fabricate such devices. Devices with Au, Ag, and Pt nanocrystals working in the F-N tunneling regime, with hot-carrier injection as the programming mechanism, demonstrate retention times up to 106s, and provide 2-bit-per-cell storage capability.Type: GrantFiled: November 24, 2003Date of Patent: August 21, 2007Assignee: Cornell Research Foundation, Inc.Inventors: Edwin C. Kan, Zengtao Liu, Chungho Lee
-
Patent number: 7242607Abstract: Floating plate memory includes a diode as an access device, wherein the diode has four terminals, the first terminal serves as a word line, the second terminal serves as a storage node, the third terminal is floating, and the fourth terminal serves as a bit line; a floating plate capacitor serves as a storage device, wherein the capacitor includes three plates, the first plate is connected to the storage node, the second plate is floating and the third plate is connected to a plate line; when write, the diode determines whether the storage node is coupled or not by raising the plate line; when read, the diode serves as a sense amplifier to detect the storage node voltage whether it is forward bias or not, and the diode sends binary results to a data latch including a current mirror; and the memory is formed on the bulk and SOI wafer.Type: GrantFiled: February 1, 2006Date of Patent: July 10, 2007Inventor: Juhan Kim
-
Patent number: 7236408Abstract: Techniques are provided for selectively biasing wells in a circuit, such as a Complementary Metal Oxide Semiconductor (CMOS) circuit, that has two types of transistors, one type formed on a substrate and another type formed on the wells. For example, the circuit can be a memory circuit, and the selective well bias can be changed depending on whether a READ or WRITE operation is being conducted. In another aspect, cells in a memory circuit can be subjected to variable bias depending on conditions, such as, again, whether a READ or WRITE operation is underway.Type: GrantFiled: July 19, 2005Date of Patent: June 26, 2007Assignee: International Business Machines CorporationInventor: Rajiv V. Joshi
-
Patent number: 7230846Abstract: In general, in one aspect, the disclosure describes a memory array including a plurality of memory cells arranged in rows and columns. Each memory cell includes a transistor having a floating body capable of storing a charge. A plurality of word lines and purge lines are interconnected to rows of memory cells. A plurality of bit lines are interconnected to columns of memory cells. Driving signals provided via the word lines, the purge lines, and the bit lines can cooperate to alter the charge of the floating body region in one or more of the memory cells.Type: GrantFiled: June 14, 2005Date of Patent: June 12, 2007Assignee: Intel CorporationInventors: Ali Keshavarzi, Stephen H Tang, Dinesh Somasekhar, Fabrice Paillet, Muhammad M Khellah, Yibin Ye, Vivek K De, Gerhard Schrom
-
Patent number: 7221608Abstract: The snapback characteristics of the parasitic NPN structure inside an NMOS device are used to write and store information in the device by periodically triggering the device from the high impedance state to the low impedance state using the self turn-on characteristics of the device under elevated voltage. To minimize power consumption, and thus overheating, in the “on” state, a pulsed mode operation is combined with dV/dt triggering powering the device at a constant Vdd pulse amplitude.Type: GrantFiled: October 4, 2004Date of Patent: May 22, 2007Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper, Philipp Lindorfer
-
Patent number: 7211843Abstract: The present invention relates to systems and methods for programming a memory cell. More specifically, the present invention relates to a controlled application of current to a memory cell over a controlled time period. The invention utilizes a current mirror configuration having a first transistor and a second transistor, wherein the second transistor is coupled to the memory cell. Programming of the memory cell includes applying a voltage to the first transistor, whereby a first current is generated in the first transistor. A gate of the second transistor is coupled to the first transistor, whereby a second current is generated in the second transistor. The second current is proportional to the first current. The second current is provided to the memory cell, whereby the second current programs the memory cell.Type: GrantFiled: January 31, 2003Date of Patent: May 1, 2007Assignee: Broadcom CorporationInventors: Khim L. Low, Todd L. Brooks, Agnes Woo, Akira Ito
-
Patent number: 7187581Abstract: There are many inventions described and illustrated herein. In a first aspect, the present invention is directed to a memory device and technique of reading data from and writing data into memory cells of the memory device. In this regard, in one embodiment of this aspect of the invention, the memory device and technique for operating that device that minimizes, reduces and/or eliminates the debilitating affects of the charge pumping phenomenon. This embodiment of the present invention employs control signals that minimize, reduce and/or eliminate transitions of the amplitudes and/or polarities. In another embodiment, the present invention is a semiconductor memory device including a memory array comprising a plurality of semiconductor dynamic random access memory cells arranged in a matrix of rows and columns.Type: GrantFiled: March 14, 2005Date of Patent: March 6, 2007Assignee: Innovative Silicon S.A.Inventors: Richard Ferrant, Serguei Okhonin, Eric Carman, Michel Bron