Program Gate Patents (Class 365/185.14)
-
Patent number: 9030877Abstract: In an embodiment of the invention, a memory cell arrangement includes a substrate and at least one memory cell including a charge storing memory cell structure and a select structure. The memory cell arrangement further includes a first doping well, a second doping well and a third doping well arranged within the substrate, wherein the charge storing memory cell structure is arranged in or above the first doping well, the first doping well is arranged within the second doping well, and the second doping well is arranged within the third doping well. The memory cell arrangement further includes a control circuit coupled with the memory cell and configured to control the memory cell such that the charge storing memory cell structure is programmed or erased by charging or discharging the charge storing memory cell structure via at least the first doping well.Type: GrantFiled: October 11, 2012Date of Patent: May 12, 2015Assignee: Infineon Technologies AGInventors: Robert Strenz, Wolfram Langheinrich, Mayk Roehrich, Robert Wiesner
-
Patent number: 9013924Abstract: An operating method of a semiconductor device includes precharging bit lines corresponding to selected memory cells, supplying a first verify voltage to a word line coupled to the selected memory cells and outputting programming states of the selected memory cells to the bit lines during a first time period, sensing potentials of the bit lines that have the programming states of the selected memory cells outputted to the bit lines during the first time period, supplying a first target voltage higher than the first verify voltage to the word line and outputting programming states of the selected memory cells to the bit lines during a second time period shorter than the first time period, and sensing potentials of the bit lines that have the programming states of the selected memory cells outputted to the bit lines during the second time period.Type: GrantFiled: May 15, 2012Date of Patent: April 21, 2015Assignee: SK Hynix Inc.Inventor: Chang Won Yang
-
Patent number: 9007833Abstract: Disclosed is a 2-transistor flash memory that includes a memory cell array, a row driver, a read/write circuit, a charge pump generating a high voltage, and control logic configured to transfer the high voltage to the row driver, the read/write circuit, and the memory cell array. If programming, the row driver and the read/write circuit apply voltages such that a control gate of a cell transistor in an unselected memory cell on a different row from a selected memory cell is floated.Type: GrantFiled: September 14, 2012Date of Patent: April 14, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Chang Min Jeon, Weonho Park, Byoungho Kim
-
Patent number: 8995203Abstract: The present inventive concept provides a driving method of memory controller controlling nonvolatile memory device using variable resistive element. The memory controller may control a plurality of first memory devices and a second memory device. A number of write drivers in the second memory device may be driven when a number of first memory devices among the plurality of first memory devices are used. A different number of write drivers in the second memory device may be driven when a different number of first memory devices among the plurality of first memory devices are used.Type: GrantFiled: November 12, 2013Date of Patent: March 31, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hoon Oh, Du-Eung Kim, Woo-Yeong Cho
-
Patent number: 8995199Abstract: An instruction to write to a location in the Flash memory is received. It is determining if the Flash memory exposes a level placement setting associated with defining what voltage range corresponds to what level. In the event it is determined that the Flash memory exposes a level placement setting, an accurate coarse write is performed on the location, including by configuring the level placement setting to be a first value, and after the accurate coarse write is performed on the location, a fine write is performed on the location, including by configuring the level placement setting to be a second value, in response to receiving the instruction.Type: GrantFiled: September 5, 2014Date of Patent: March 31, 2015Assignee: SK hynix memory solutions inc.Inventors: Meng-Kun Lee, Yingquan Wu
-
Patent number: 8988104Abstract: Innovative Non-Volatile Look-Up-Table (NV-LUT) has been constructed by Single Gate Logic Non-Volatile Memory (SGLNVM) devices processed with the standard CMOS logic process. One of a pair of complementary SGLNVM devices is always programmed to the high threshold voltage state and the other remains in the low threshold voltage state. By applying digital voltage rail (VDD and VSS) to the input nodes of the pair of complementary SGLNVM devices, the output node of the pair of complementary SGLNVM devices outputs digital signals according to its configuration. The NV-LUT outputs digital signals from a plurality of pairs of complementary SGLNVM devices through a digital switching multiplexer. The NV-LUT is a good substitution for SRAM based LUT commonly used in Field Programmable Gate Array (FPGA).Type: GrantFiled: February 27, 2013Date of Patent: March 24, 2015Assignee: FlashSilicon IncorporationInventor: Lee Wang
-
Patent number: 8982633Abstract: Techniques for providing a direct injection semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a direct injection semiconductor memory device including a first region connected to a bit line extending in a first orientation and a second region connected to a source line extending in a second orientation. The direct injection semiconductor memory device may also include a body region spaced apart from and capacitively coupled to a word line extending in the second orientation, wherein the body region is electrically floating and disposed between the first region and the second region. The direct injection semiconductor memory device may further include a third region connected to a carrier injection line extending in the second orientation, wherein the first region, the second region, the body region, and the third region are disposed in sequential contiguous relationship.Type: GrantFiled: July 30, 2013Date of Patent: March 17, 2015Assignee: Micron Technology, Inc.Inventors: Srinivasa R. Banna, Michael A. Van Buskirk
-
Patent number: 8976594Abstract: Apparatus and methods are disclosed, including a method that raises an electrical potential of a plurality of access lines to a raised electrical potential, where each access line is associated with a respective charge storage device of a string of charge storage devices. The electrical potential of a selected one of the access lines is lowered, and a data state of the charge storage device associated with the selected access line is sensed while the electrical potential of the selected access line is being lowered. Additional apparatus and methods are described.Type: GrantFiled: May 15, 2012Date of Patent: March 10, 2015Assignee: Micron Technology, Inc.Inventor: Toru Tanzawa
-
Patent number: 8953378Abstract: A method for programming a split gate memory cell includes performing a first programming of the split gate memory cell in a first programming cycle of the split gate memory cell; and, subsequent to the performing the first programming of the split gate memory cell, performing a second programming of the split gate memory cell in the first programming cycle, wherein the first programming is characterized as one of source-side injection (SSI) programming and channel-initiated secondary electron (CHISEL) programming, and the second programming is characterized as the other of SSI programming and CHISEL programming.Type: GrantFiled: June 28, 2012Date of Patent: February 10, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Cheong Min Hong, Sung-Taeg Kang
-
Patent number: 8947938Abstract: A memory device includes an N-channel transistor and a P-channel transistor. A word line is electrically connected to a drain terminal of the N-channel transistor, and a source terminal of the P-channel transistor. A first bit line is electrically connected to a source terminal of the N-channel transistor. A second bit line is electrically connected to a drain terminal of the P-channel transistor. Gate terminals of the N-channel transistor and the P-channel transistor are electrically connected and floating.Type: GrantFiled: September 21, 2012Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Te-Liang Lee, Chin-Yuan Ko, Ming-Yih Wang
-
Patent number: 8946809Abstract: According to one embodiment, a method is disclosed for manufacturing a semiconductor memory device. The method includes forming a first stopper film forming a lower gate layer, making a recess in the lower gate layer, filling a sacrificial film into the recess, forming a second stopper film, making an opening in the second stopper film, forming a stacked body. The stacked body includes electrode films and insulating films. The method includes, making a slit in the stacked body, making a hole in the stacked body, removing the sacrificial film via the hole, forming a memory film including a charge storage film. The method includes forming a channel body on a side wall of the memory film. An etching rate of the first stopper film and the second stopper film is lower than an etching rate of the electrode films and the insulating films.Type: GrantFiled: September 4, 2013Date of Patent: February 3, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhide Takamura, Ryota Katsumata, Masaru Kidoh, Yoshihiro Uozumi, Daigo Ichinose, Toru Matsuda
-
Patent number: 8941470Abstract: In embodiments of the present invention improved capabilities are described for a Radio Frequency identification (RFID) tag that includes an OTP-based hardened memory system for the RFID tag.Type: GrantFiled: May 8, 2014Date of Patent: January 27, 2015Assignee: Tego Inc.Inventors: Timothy P. Butler, Javier Berrios, Steve Beckhardt, Robert W. Hamlin, Larry Moore, David Puleston, Leonid Mats
-
Patent number: 8929142Abstract: Programming accuracy is increased for select gate transistors and memory cells by using a dynamic verify voltage which increases from an initial level to a final level during a programming operation. Faster-programming transistors are locked out from programming before slower-programming transistors, but experience program disturb which increases their threshold voltage to a common level with the slower-programming transistors at the conclusion of the programming operation. For programming of memory cells to different target data states, an offset between the initial and final verify levels can be different for each data state. In one approach, the offset is greater for lower target data states. The increases in the dynamic verify voltage can be progressively smaller with each subsequent program-verify iteration of the programming operation. The start of the increase can be adapted to the programming progress or can be at a predetermined program-verify iteration.Type: GrantFiled: February 5, 2013Date of Patent: January 6, 2015Assignee: SanDisk Technologies Inc.Inventors: Yingda Dong, Cynthia Hsu, Masaaki Higashitani, Ken Oowada
-
Patent number: 8923056Abstract: A non-volatile memory device includes a memory cell block including a plurality of memory cells, a plurality of page buffer groups including a plurality of page buffers coupled to bit lines of the memory cell block, a pass/fail check circuit coupled to the plurality of page buffers and configured to perform a pass/fail check operation of comparing a total amount of current varying according to verify data sensed from the memory cells and stored in the page buffers with an amount of reference current corresponding to the number of allowed bits, and a control circuit configured to control the pass/fail check circuit by stopping, when a fail signal is generated during the pass/fail check operation currently being performed on a page buffer group among the plurality of page buffer groups, the pass/fail check operation on the remaining page buffer groups.Type: GrantFiled: September 14, 2012Date of Patent: December 30, 2014Assignee: SK Hynix Inc.Inventor: Min Su Kim
-
Patent number: 8923047Abstract: A semiconductor memory device includes memory strings each of which includes a drain select transistor, memory cells, and a source select transistor, a first bit line coupled to drain select transistors of first group memory strings among the memory strings, a second bit line coupled to drain select transistors of second group memory strings among the memory strings, and source lines coupled to source select transistors of the memory strings; and peripheral circuits configured to turn on source select transistors of non-selected memory strings coupled to source lines to which a precharge voltage is supplied or turn on drain select transistors of non-selected memory strings coupled to bit lines to which a program inhibition voltage is supplied in order to precharge channel regions of non-selected memory strings before a program voltage is supplied to a memory cell included in a selected memory string among the memory strings.Type: GrantFiled: December 14, 2012Date of Patent: December 30, 2014Assignee: SK Hynix Inc.Inventor: Sang Moo Choi
-
Patent number: 8923070Abstract: According to one embodiment, a one-time programmable (OTP) device comprises a memory FinFET in parallel with a sensing FinFET. The memory FinFET and the sensing FinFET share a common source region, a common drain region, and a common channel region. The memory FinFET is programmed by having a ruptured gate dielectric, resulting in the sensing FinFET having an altered threshold voltage and an altered drain current. A method for utilizing such an OTP device comprises applying a programming voltage for rupturing the gate dielectric of the memory FinFET thereby achieving a programmed state of the memory FinFET, and detecting by the sensing FinFET the altered threshold voltage and the altered drain current due to the programmed state of the memory FinFET.Type: GrantFiled: October 25, 2013Date of Patent: December 30, 2014Assignee: Broadcom CorporationInventors: Wei Xia, Xiangdong Chen
-
Patent number: 8923054Abstract: A 3D NAND stacked non-volatile memory device, comprising: a string comprising a plurality of non-volatile storage elements, the string comprises a channel and extends vertically through layers of the 3D stacked non-volatile memory device, and the plurality of storage elements are subdivided into different groups based on group assignments, each group of the different groups comprises multiple adjacent storage elements of the plurality of storage elements; and a control circuit in communication with the string, the control circuit, to perform a Pseudo Block Operation Mode.Type: GrantFiled: January 10, 2014Date of Patent: December 30, 2014Assignee: SanDisk Technologies Inc.Inventors: Xiying Costa, Alexander Kwog-Tung Mak, Chris Avila, Gautam Dusija, Man Mui
-
Patent number: 8913431Abstract: A 3D NAND stacked non-volatile memory device, comprising: a string comprising a plurality of non-volatile storage elements, the string comprises a channel and extends vertically through layers of the 3D stacked non-volatile memory device, and the plurality of storage elements are subdivided into different groups based on group assignments, each group of the different groups comprises multiple adjacent storage elements of the plurality of storage elements; and a control circuit in communication with the string, the control circuit, to perform a Pseudo Block Operation Mode.Type: GrantFiled: May 9, 2014Date of Patent: December 16, 2014Assignee: SanDisk Technologies Inc.Inventors: Xiying Costa, Alexander Kwok-Tung Mak, Chris Avila, Gautam Dusija, Man Mui
-
Patent number: 8913432Abstract: Programming accuracy is increased for select gate transistors and memory cells by using a dynamic verify voltage which increases from an initial level to a final level during a programming operation. Faster-programming transistors are locked out from programming before slower-programming transistors, but experience program disturb which increases their threshold voltage to a common level with the slower-programming transistors at the conclusion of the programming operation. For programming of memory cells to different target data states, an offset between the initial and final verify levels can be different for each data state. In one approach, the offset is greater for lower target data states. The increases in the dynamic verify voltage can be progressively smaller with each subsequent program-verify iteration of the programming operation. The start of the increase can be adapted to the programming progress or can be at a predetermined program-verify iteration.Type: GrantFiled: May 23, 2014Date of Patent: December 16, 2014Assignee: SanDisk Technologies Inc.Inventors: Yingda Dong, Cynthia Hsu, Masaaki Higashitani, Ken Oowada
-
Patent number: 8913445Abstract: The storage layer such as a nitride layer of a nonvolatile memory cell has two storage parts storing separately addressable data, typically respectively proximate to the source terminal and the drain terminal. The applied drain voltage while sensing the data of one of the storage parts depends on the data stored at the other storage part. If the data stored at the other storage part is represented by a threshold voltage exceeding a minimum threshold voltage, then the applied drain voltage is raised. This technology is useful in read operations and program verify operations to widen the threshold voltage window.Type: GrantFiled: February 13, 2012Date of Patent: December 16, 2014Assignee: Macronix International Co., Ltd.Inventors: Han-Sung Chen, Chung-Kuang Chen, Chun-Hsiung Hung
-
Patent number: 8908434Abstract: A FLASH memory cell includes a control gate over a floating gate over a substrate. A wall line and an erase gate each is disposed adjacent to a respective sidewall of the control gate. A first source/drain (S/D) region is disposed in the substrate and adjacent to a sidewall of the wall line. A second S/D region is disposed in the substrate and adjacent to the sidewall of the floating gate. A method of operating the FLASH memory cell includes applying a first voltage level to the control gate. A second voltage level is applied to the word line. The second voltage level is lower than the first voltage level. A third voltage level is applied to the first S/D region. A fourth voltage level is applied to the second S/D region. The fourth voltage level is higher than the third voltage level. The erase gate is electrically floating.Type: GrantFiled: February 4, 2011Date of Patent: December 9, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yvonne Lin, Tien-Chun Yang
-
Patent number: 8902666Abstract: A method of programming memory cells (transistors) of a nonvolatile memory device from a first set of (previous) logic states to a second set of (final) logic states. The method includes applying program voltages to selected memory transistors; and applying a pre-verification voltage and a target verification voltage for verifying the current logic state of the selected memory transistors. The voltage interval between logic states of the second set of logic states is less than the voltage interval between logic states of the first set of logic states. A target verification voltage for verifying a first memory transistor is at one logic state of the second set is used as a pre-verification voltage for verifying that a second memory transistor to be programmed to higher logic state of the second set.Type: GrantFiled: April 10, 2012Date of Patent: December 2, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sangyong Yoon, Kitae Park
-
Patent number: 8902640Abstract: A semiconductor device including a nonvolatile memory cell in which a writing transistor which includes an oxide semiconductor, a reading transistor which includes a semiconductor material different from that of the writing transistor, and a capacitor are included is provided. Data is written to the memory cell by turning on the writing transistor and applying a potential to a node where a source electrode (or a drain electrode) of the writing transistor, one electrode of the capacitor, and a gate electrode of the reading transistor are electrically connected, and then turning off the writing transistor, so that the predetermined amount of charge is held in the node. Further, when a p-channel transistor is used as the reading transistor, a reading potential is a positive potential.Type: GrantFiled: April 12, 2013Date of Patent: December 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiroki Inoue, Kiyoshi Kato, Takanori Matsuzaki, Shuhei Nagatsuka
-
Patent number: 8891303Abstract: A memory controller configures a plurality of word lines associated with a respective block of a 3D memory device in a first configuration, where the first configuration includes a set of configuration parameters for each word line of the plurality of word lines determined at least in part on the vertical positions of each word line relative to a substrate of the 3D memory device and, while the plurality of word lines are configured in the first configuration, writes data to and reads data from the respective block. For the respective block, the memory controller: adjusts a first parameter in the respective set of configuration parameters corresponding to a respective word line of the plurality of word lines in response to detecting a first trigger condition as to the respective word line and, after adjusting the first parameter, writes data to and reads data from the respective word line.Type: GrantFiled: June 6, 2014Date of Patent: November 18, 2014Assignee: Sandisk Technologies Inc.Inventors: James M. Higgins, Robert W. Ellis, Neil R. Darragh, Aaron K. Olbrich, Navneeth Kankani, Steven Sprouse
-
Patent number: 8879323Abstract: An interconnection matrix consists of a plurality of semiconductor Non-Volatile Memory (NVM) forming an M×N array. Semiconductor NVM devices in the array are either programmed to a high threshold voltage state or erased to a low threshold voltage state according to a specific interconnection configuration. Applied with a gate voltage bias higher than the low threshold voltage and lower than the high threshold voltage to the control gates of the entire semiconductor NVM devices in the array, the configured interconnection network is formed. The disclosed interconnection matrix can be applied to configuring circuit routing in Integrated Circuit (IC).Type: GrantFiled: November 21, 2012Date of Patent: November 4, 2014Assignee: FlashSilicon IncorporationInventor: Lee Wang
-
Patent number: 8873291Abstract: An embodiment of a nonvolatile-memory device includes: a body accommodating at least a first semiconductor well and a second semiconductor well; an insulating structure; and at least one nonvolatile memory cell. The cell includes: at least one first control region in the first well; conduction regions in the second well; and a floating gate region, which extends over portions of the first well and of the second well, is capacitively coupled to the first control region and forms a floating-gate memory transistor with the conduction regions. The insulating structure includes: first insulating regions, which separate the floating gate region from the first control region and from the second well outside the conduction regions and have a first thickness; and second insulating regions, which separate the floating gate region from the first well outside the first control region and have a second thickness greater than the first thickness.Type: GrantFiled: June 25, 2013Date of Patent: October 28, 2014Assignee: STMicroelectronics S.r.l.Inventors: Fabrizio Torricelli, Luigi Colalongo, Anna Richelli, Zsolt Kovà cs-Vajna
-
Patent number: 8861281Abstract: A method of programming a memory is provided. The memory has a first cell, having a first S/D region and a second S/D region shared with a second cell. The second cell has a third S/D region opposite to the second S/D region. When programming the first cell, a first voltage is applied to a control gate of the first cell, a second voltage is applied to a control gate of the second cell to slightly turn on a channel of the second cell, a third and a fourth voltage are respectively applied to the first and the third S/D regions, and the second S/D region is floating. A carrier flows from the third S/D region to the first S/D region, and is injected into a charge storage layer of the first cell by source-side injection.Type: GrantFiled: May 11, 2011Date of Patent: October 14, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Ping-Hung Tsai, Jyun-Siang Huang, Wen-Jer Tsai
-
Patent number: 8854893Abstract: An indication to store a data value in Flash memory is received. An accurate coarse write is performed on the Flash memory, including by: storing a first voltage level in the Flash memory and setting a configuration setting of the Flash memory to a first setting. The first voltage level, when interpreted using the configuration setting at the first setting, corresponds to the data value. A fine write is performed on the Flash memory, including by: storing a second voltage level in the Flash memory and setting the configuration setting of the Flash memory to a second setting. The second voltage level, when interpreted using the configuration setting at the second setting, corresponds to the data value.Type: GrantFiled: January 31, 2014Date of Patent: October 7, 2014Assignee: SK hynix memory solutions inc.Inventors: Meng-Kun Lee, Yingquan Wu
-
Patent number: 8837219Abstract: Each memory cell of a plurality of memory cells of a memory has a well, source and drain regions, a storage layer, and a gate. The memory cells are in a matrix. Same column drain regions connect to the same bit line, same row gates connect to the same word line, and same column source regions connect to the same source line. The memory is programmed by applying a first voltage to a word line electrically connected to a memory cell of the plurality of memory cells, applying a second voltage different from the first voltage by at least a programming threshold to a bit line electrically connected to the memory cell, applying a third voltage different from the first voltage by at least the programming threshold to a source line electrically connected to the memory cell, and applying a substrate voltage to the plurality of memory cells.Type: GrantFiled: May 10, 2012Date of Patent: September 16, 2014Assignee: eMemory Technology Inc.Inventors: Kai-Yuan Hsiao, Wen-Yuan Lee, Yun-Jen Ting, Cheng-Jye Liu, Wein-Town Sun
-
Patent number: 8830745Abstract: In a programming operation that includes repeated bitscan, program, and verify steps, the bitscan steps may be hidden by performing bitscan in parallel with program preparation and program steps. The effect of a program step may be predicted from previous observation so that when a bitscan indicates that the memory cells are close to being programmed, a last programming step may be completed without subsequent verification or bitscan steps.Type: GrantFiled: January 28, 2013Date of Patent: September 9, 2014Assignee: SanDisk Technologies Inc.Inventors: Man Lung Mui, Changyuan Chen, Seungpil Lee, Yee Lih Koh, Jongmin Park, Hao Thai Nguyen, Vamsi Krishna Sakhamuri
-
Patent number: 8824208Abstract: A non-volatile memory device includes a floating gate with pyramidal-shaped silicon nanocrystals as electron storage elements. Electrons tunnel from the pyramidal-shaped silicon nanocrystals through a gate oxide layer to a control gate of the non-volatile memory device. The pyramidal shape of each silicon nanocrystal concentrates an electrical field at its peak to facilitate electron tunneling. This allows an erase process to occur at a lower tunneling voltage and shorter tunneling time than that of prior art devices.Type: GrantFiled: May 10, 2013Date of Patent: September 2, 2014Assignee: Globalfoundries Singapore PTE. Ltd.Inventors: Elgin Quek, Chunshan Yin, Shyue Seng Tan, Jae Gon Lee, Chung Foong Tan
-
Patent number: 8817540Abstract: Methods of operating nonvolatile memory devices are described. A bit line program voltage is applied to at least one selected bit line and a bit line program-inhibition voltage is applied to at least one unselected bit line. The methods further include concurrently applying a word line program voltage to a selected word line, a first pass voltage to at least one unselected word line and a second pass voltage less than the first pass voltage to at least one unselected word line immediately adjacent the selected word line on a string selection line side of the selected word line.Type: GrantFiled: September 12, 2012Date of Patent: August 26, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Jun Lee, Yongjoon Choi, Jeongseok Nam
-
Patent number: 8811089Abstract: A nonvolatile semiconductor memory device according to the embodiment comprises a memory cell array including plural memory cells operative to store data nonvolatilely in accordance with plural different threshold voltages; and a control unit operative to, in data write to the memory cell, execute write loops having a program operation for changing the threshold voltage of the memory cell and a verify operation for detecting the threshold voltage of the memory cell after the program operation, the control unit, in data write for changing one threshold voltage of the plural threshold voltages, executing the verify operation, when the number of write loops to the memory cell becomes more than a certain defined number, using a condition that can pass the verify operation easier than that when the number of write loops is equal to or less than the certain defined number.Type: GrantFiled: March 20, 2012Date of Patent: August 19, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Koki Ueno
-
Patent number: 8792282Abstract: A nonvolatile memory device configured to apply a wordline erase voltage to a plurality of wordlines connected to a plurality of memory cells, apply an erase voltage to a substrate where a memory cell string is formed while applying a specific voltage to at least one ground selection line connected to at least one ground selection transistor, and float the at least one ground selection line when a target voltage of the substrate reaches a target voltage.Type: GrantFiled: July 10, 2012Date of Patent: July 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Chul Lee, Doogon Kim, Jinman Han
-
Patent number: 8787092Abstract: The invention provides a nonvolatile memory apparatus. The nonvolatile memory apparatus comprises a plurality of memory cells and a signal generator. The memory cells are arranged in an array, and each of the memory cells has a control gate terminal, a floating gate, a source line terminal, a bit-line terminal, a selected gate terminal and a word-line terminal. The signal generator is coupled to the memory cells. When the nonvolatile memory apparatus executes a programming operation, the signal generator provides a programming signal to the control gate terminals of a plurality of inhibited memory cells among the memory cells. Wherein, the programming signal is a pulse signal with a direct-current (DC) offset voltage.Type: GrantFiled: March 13, 2012Date of Patent: July 22, 2014Assignee: eMemory Technology Inc.Inventors: Wei-Ren Chen, Te-Hsun Hsu, Hsin-Ming Chen
-
Patent number: 8787091Abstract: A nonvolatile semiconductor memory device includes a control circuit configured to control a soft program operation of setting nonvolatile memory cells to a first threshold voltage distribution state of the nonvolatile memory cells. When a characteristic of the nonvolatile memory cells is in a first state, the control circuit executes the soft program operation by applying a first voltage for setting the nonvolatile memory cells to the first threshold voltage distribution state to first word lines, and applying a second voltage higher than the first voltage to a second word line. When the characteristic of the nonvolatile memory cells is in a second state, the control circuit executes the soft program operation by applying a third voltage equal to or lower than the first voltage to the first word lines and applying a fourth voltage lower than the second voltage to the second word line.Type: GrantFiled: October 30, 2013Date of Patent: July 22, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Shiino, Eietsu Takahashi
-
Patent number: 8780624Abstract: A memory array used in the field of semiconductor technology includes a plurality of memory cells, bit lines, word lines perpendicular to the bit lines, and first/second control lines. The memory array uses split-gate memory cells, wherein two memory bit cells of a memory cell share one word line, thereby the read, program and erase of the memory cell can be realized by applying different voltages to the word line, two control gates and source/drain regions; the word line sharing structure enables a split-gate flash memory to effectively reduce the chip area and avoid over-erase problems while maintaining electrical isolation performance of the chip unchanged and not increasing the complexity of the process.Type: GrantFiled: February 13, 2014Date of Patent: July 15, 2014Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventors: Jing Gu, Bo Zhang, Weiran Kong, Jian Hu
-
Patent number: 8767469Abstract: A method of operating a nonvolatile memory device includes performing a LSB program operation on memory cells coupled to a selected word line and a word line adjacent to the selected word line; performing a first MSB program operation so that the threshold voltages of the memory cells coupled to the selected word line reach temporary voltages lower than first target voltages; performing a second MSB program operation so that the threshold voltages of the memory cells coupled to the word line adjacent to the selected word line are higher than second target voltages; and performing a third MSB program operation so that the threshold voltages of the memory cells coupled to the selected word line are higher than the first target voltages.Type: GrantFiled: February 1, 2012Date of Patent: July 1, 2014Assignee: Hynix Semiconductor Inc.Inventor: Ki Seog Kim
-
Publication number: 20140177338Abstract: A non-volatile memory cell comprises a coupling device, a first and a second select transistor, and a first and a second floating gate transistor is disclosed. The coupling device is formed in a first conductivity region. The first select transistor is serially connected to the first floating gate transistor and the second select transistor. Moreover, the first select transistor, the first floating gate transistor, and the second select transistor are formed in a second conductivity region. The second floating gate transistor is formed in a third conductivity region, wherein the first conductivity region, the second conductivity region, and the third conductivity region are formed in a fourth conductivity region. The first conductivity region, the second conductivity region, and the third conductivity region are wells, and the fourth conductivity region is a deep well. The third conductivity region surrounds the first conductivity region and the second conductivity region.Type: ApplicationFiled: February 26, 2014Publication date: June 26, 2014Applicant: eMemory Technology Inc.Inventors: Wen-Hao Ching, Shih-Chen Wang
-
Patent number: 8750037Abstract: A non-volatile memory device (and method of manufacture) is disclosed and structured to enable a write operation using an ionization impact process in a first portion of the device and a read operation using a tunneling process in a second portion of the device. The non-volatile memory device (1) increases hot carrier injection efficiency, (2) decreases power consumption, and (3) enables voltage and device scaling in the non-volatile memory devices.Type: GrantFiled: June 16, 2009Date of Patent: June 10, 2014Assignee: Globalfoundries Singapore PTE. Ltd.Inventors: Eng Huat Toh, Chung Foong Tan, Shyue Seng Tan, Jae Gon Lee, Elgin Quek
-
Patent number: 8750045Abstract: In a non-volatile memory device, the parameters used in write and erase operation are varied based upon device age. For example, in a programming operation using a staircase waveform, the amplitude of the initial pulse can be adjusted based upon the number of erase-program cycles (hot count) of the block containing the selected physical page for the write. This arrangement can preserve performance for relatively fresh devices, while extending life as a devices ages by using gentler waveforms as the device ages.Type: GrantFiled: July 27, 2012Date of Patent: June 10, 2014Assignee: SanDisk Technologies Inc.Inventors: Jianmin Huang, Kulachet Tanpairoj, Chris Nga Yee Avila, Gautam Ashok Dusija
-
Patent number: 8743614Abstract: Nonvolatile memory devices utilize vertically-stacked strings of nonvolatile memory cells (e.g., NAND-type strings) that can be selectively coupled to common source lines within a substrate. This selective coupling may be provided by lateral ground select transistors having different threshold voltages that account for different lateral spacings between the vertically-stacked strings of nonvolatile memory cells and the common source lines.Type: GrantFiled: December 3, 2013Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sunil Shim, Jaehun Jeong, Jaehoon Jang, Kihyun Kim
-
Patent number: 8717840Abstract: According to one embodiment, a semiconductor memory device includes a memory cell array including blocks, each block being capable of executing a write, read, or erase operation independently of other blocks. A control portion is configured to execute the operation of a first block among the blocks in a first cycle, set a selection inhibited region within a range of a predetermined distance from the first block, until a temperature relaxation time for relaxing a temperature of the first block has elapsed, set a region except the selection inhibited region among the blocks as a second block, and execute the operation of the second block in a second cycle.Type: GrantFiled: February 22, 2013Date of Patent: May 6, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Higashi, Haruki Toda, Kenichi Murooka, Satoru Takase, Yuichiro Mitani, Shuichi Toriyama
-
Patent number: 8717819Abstract: A programming method and memory structure for preventing punch-through in a short channel source-side select gate structure includes adjusting voltages on the selected and unselected bitlines, and the program, pass, and select gate voltages.Type: GrantFiled: July 16, 2012Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventors: Seiichi Aritome, Haitao Liu, Di Li
-
Patent number: 8711616Abstract: Memory devices and methods of operating memory devices are shown. Configurations described include circuits to perform a single check between programming pulses to determine a threshold voltage with respect to desired benchmark voltages. In one example, the benchmark voltages are used to change a programming speed of selected memory cells.Type: GrantFiled: December 22, 2010Date of Patent: April 29, 2014Assignee: Micron Technology, Inc.Inventors: Vishal Sarin, Aaron Yip, Tomoharu Tanaka
-
Patent number: 8711636Abstract: A method of operating a memory cell that comprises first and second regions spaced apart in a substrate with a channel region therebetween, a floating gate disposed over the channel region and the first region, a control gate disposed over the channel region and laterally adjacent to the floating gate with a portion disposed over the floating gate, and a coupling gate disposed over the first region and laterally adjacent to the floating gate. A method of erasing the memory cell includes applying a positive voltage to the control gate and a negative voltage to the coupling gate. A method of reading the memory cell includes applying positive voltages to the control gate, to the coupling gate, and to one of the first and second regions.Type: GrantFiled: May 3, 2012Date of Patent: April 29, 2014Assignee: Silicon Storage Technology, Inc.Inventors: Nhan Do, Elizabeth A. Cuevas, Yuri Tkachev, Mandana Tadayoni, Henry A. Om'Mani
-
Patent number: 8705280Abstract: A programmable CMOS device includes a PFET and an NFET that have a common floating gate. Depending on the configuration, the programmable CMOS device can be programmed, erased, and re-programmed repeatedly. The programming, erasure, and/or reprogramming can be effected by injection of electrons and/or holes into the floating gate. The programmable CMOS device can be employed as a fuse or an antifuse, to program a floating gate of another device, and/or to function as a latch. The programmable CMOS device can be formed employing standard logic compatible processes, i.e., without employing any additional processing steps.Type: GrantFiled: May 25, 2010Date of Patent: April 22, 2014Assignee: International Business Machines CorporationInventors: Jin Cai, Tak H. Ning
-
Patent number: 8693255Abstract: A method for driving a nonvolatile semiconductor memory device is provided. The nonvolatile semiconductor memory device has source/drain diffusion layers spaced from each other in a surface portion of a semiconductor substrate, a laminated insulating film formed on a channel between the source/drain diffusion layers and including a charge storage layer, and a gate electrode formed on the laminated insulating film, the nonvolatile semiconductor memory device changing its data memory state by injection of charges into the charge storage layer. The method includes, before injecting charges to change the data memory state into the charge storage layer: injecting charges having a polarity identical to that of the charges to be injected; and further injecting charges having a polarity opposite to that of the injected charges.Type: GrantFiled: April 5, 2013Date of Patent: April 8, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Jun Fujiki
-
Patent number: 8693243Abstract: A memory array used in the field of semiconductor technology includes a plurality of memory cells, bit lines, word lines perpendicular to the bit lines, and first/second control lines. The memory array uses split-gate memory cells, wherein two memory bit cells of a memory cell share one word line, thereby the read, program and erase of the memory cell can be realized by applying different voltages to the word line, two control gates and source/drain regions; the word line sharing structure enables a split-gate flash memory to effectively reduce the chip area and avoid over-erase problems while maintaining electrical isolation performance of the chip unchanged and not increasing the complexity of the process.Type: GrantFiled: October 5, 2011Date of Patent: April 8, 2014Assignee: Grace Semiconductor Manufacturing CorporationInventors: Jing Gu, Bo Zhang, Weiran Kong, Jian Hu
-
Patent number: RE44950Abstract: A method for driving a nonvolatile semiconductor memory device is provided. The nonvolatile semiconductor memory device includes a semiconductor layer having a channel, a first insulating film provided on the channel, a floating electrode provided on the first insulating film, a second insulating film provided on the floating electrode, and a gate electrode provided on the second insulating film, and changes its data memory state by injection of charges into the floating electrode.Type: GrantFiled: November 28, 2012Date of Patent: June 17, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Jun Fujiki