Threshold Setting (e.g., Conditioning) Patents (Class 365/185.24)
  • Patent number: 10468111
    Abstract: Systems and methods reduce device peak current during a read operation by charging control lines of a first set of memory cells faster than control lines of a second set of memory cells while minimizing the channel gradient formed adjacent to a selected word line to suppress occurrences of an injection read disturb in a sense line channel. For example, a first set of memory cells are in a first location relative to a selected memory cell selected for sensing, and a second set of memory cells are in a second location relative to the selected memory cell. The charge device is configured to charge the first set of memory cells and the second set of memory cells. In some aspects, a rate of charging the first set of memory cells is different from a rate of charging the second set of memory cells.
    Type: Grant
    Filed: April 30, 2018
    Date of Patent: November 5, 2019
    Assignee: SanDisk Technologies LLC
    Inventors: Xiang Yang, Huai-Yuan Tseng, Deepanshu Dutta
  • Patent number: 10460800
    Abstract: A data storage device includes a memory cell array and sense circuitry to detect a data value stored to a memory cell of the memory cell array. The data storage device also includes a controller to bias the sense circuitry during a read phase of a write operation to increase the probability that the sense circuitry will detect an opposite value that is opposite from the value being written to the memory cell.
    Type: Grant
    Filed: July 31, 2015
    Date of Patent: October 29, 2019
    Assignee: Hewlett Packard Enterprise Development LP
    Inventors: Gregg B Lesartre, Martin Foltin, Yoocharn Jeon
  • Patent number: 10460815
    Abstract: A decoding method and a storage controller for a rewritable non-volatile memory module are provided. The method includes choosing a target word line among a plurality of word lines, wherein a plurality of target memory cells of the target word-line are programmed; reading the target memory cells by respectively using different X read voltage sets, so as to obtain X Gray code count deviation summations, wherein the X read voltage sets and the corresponding X Gray code count deviation summations are all ordered based on a first predefined order; and choosing one of the X read voltage sets as an optimized read voltage set according to the X Gray code count deviation summations.
    Type: Grant
    Filed: July 11, 2018
    Date of Patent: October 29, 2019
    Assignee: Shenzhen EpoStar Electronics Limited CO.
    Inventors: Yu-Hua Hsiao, Tzu-Wei Fang
  • Patent number: 10353416
    Abstract: Disclosed herein is a method for trimming a voltage regulator by a trimming circuit comprising a voltage divider configured to divide a divide reference voltage according to a divider code and to output a first divider output voltage, a comparator configured to receive the first divider output voltage and a compare reference voltage and to output an output voltage of the comparator by comparing the first divider output voltage and the compare reference voltage and a logic unit configured to output the divider code to the voltage divider and to determine a final divider code based on the output voltage of the comparator.
    Type: Grant
    Filed: October 3, 2017
    Date of Patent: July 16, 2019
    Assignee: SK hynix Inc.
    Inventors: Amedeo Iantorno, Herve Caracciolo
  • Patent number: 10347331
    Abstract: A memory device includes a plurality of memory blocks, each block with multiple memory cells. Each memory block has an address and a block read threshold. The plurality of memory blocks is partitioned into clusters based on block read thresholds. The memory device also has a look-up table for storing information associating each cluster of memory blocks with a corresponding cluster read threshold. The look-up table further includes cluster boundaries defined in values of device status parameters. The memory device is configured to receive a read command to read a memory block with a read address and identify a cluster for the memory block with the read address. The memory device is also configured to select a cluster read threshold for the identified cluster from the look-up table, and use the selected cluster read threshold to perform a read operation of the memory block.
    Type: Grant
    Filed: June 12, 2017
    Date of Patent: July 9, 2019
    Assignee: SK Hynix Inc.
    Inventors: Fan Zhang, June Lee, David Pignatelli
  • Patent number: 10249352
    Abstract: According to one embodiment, a memory device includes: a memory cell; a read driver configured to supply a read pulse to the memory cell at the time of a read operation for the memory cell; a filter circuit configured to output a second signal in a first frequency domain from a first signal, the first signal being outputted from the memory cell by the read pulse; a hold circuit configured to hold a peak value of the second signal; and a sense amplifier circuit configured to read data from the memory cell based on the peak value.
    Type: Grant
    Filed: September 12, 2017
    Date of Patent: April 2, 2019
    Assignee: Toshiba Memory Corporation
    Inventors: Satoshi Takaya, Hiroki Noguchi, Shinobu Fujita
  • Patent number: 10235057
    Abstract: A machine-implemented method for managing a flash storage system includes determining a projected life value for each of a plurality of flash memory devices in the flash storage system, wherein the projected life value for at least one of the plurality of flash memory devices is higher than the projected life value of at least another one of the plurality of flash memory devices. The method also includes determining operating parameters for each of the plurality of flash memory devices based on the respective projected life values for the plurality of flash memory devices. The method also includes configuring the plurality of flash memory devices based on the determined operating parameters.
    Type: Grant
    Filed: September 4, 2015
    Date of Patent: March 19, 2019
    Assignee: Western Digital Technologies, Inc.
    Inventor: Michael Stephen Rothberg
  • Patent number: 10147475
    Abstract: The present disclosure includes apparatuses and methods related to refresh in memory. An apparatus can refresh an array of memory cells in response to a portion of memory cells in an array having threshold voltages that are greater than a reference voltage. The reference voltage can be determined by the threshold voltage being within a set margin of a second state.
    Type: Grant
    Filed: May 9, 2017
    Date of Patent: December 4, 2018
    Assignee: Micron Technology, Inc.
    Inventors: Marco Sforzin, Paolo Amato
  • Patent number: 10141063
    Abstract: A memory controller has a bit line driver configured to supply a selected bit line voltage to a selected bit line and an unselected bit line voltage to an unselected bit line. The selected bit line is coupled to a selected memory cell, and the unselected bit line is coupled to an unselected memory cell. The memory controller further has a word line driver configured to supply a selected word line voltage to a selected word line and an unselected word line voltage to an unselected word line. The selected word line is coupled to the selected memory cell, and the unselected word line is coupled to the unselected memory cell. The unselected bit line voltage is equal to or higher than a difference between the unselected word line voltage and a threshold voltage of the unselected memory cell.
    Type: Grant
    Filed: November 8, 2013
    Date of Patent: November 27, 2018
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Yue-Der Chih, Cheng-Hsiung Kuo, Gu-Huan Li
  • Patent number: 10121529
    Abstract: A semiconductor memory device and an operating method thereof. The semiconductor memory device includes a memory cell array, a peripheral circuit and a control logic. The memory cell array includes a plurality of memory cells. The peripheral circuit performs a program operation for the plurality of memory cells in the memory cell array. The control logic controls the peripheral circuit and the memory cell array such that, during the program operation for the plurality of memory cells, pre-bias voltages are applied to a plurality of word lines coupled to the plurality of memory cells to precharge channel regions of the plurality of memory cells. Furthermore, different pre-bias voltages are applied to the plurality of word lines depending on the relative positions of the word lines.
    Type: Grant
    Filed: June 26, 2017
    Date of Patent: November 6, 2018
    Assignee: SK hynix Inc.
    Inventor: Hee Youl Lee
  • Patent number: 10096370
    Abstract: Devices and techniques for voltage degradation aware NAND array management are disclosed herein. Voltage to a NAND device is monitored to detect a voltage event. A history of voltage events is modified with the voltage event. A voltage condition is observed from the history of voltage events. An operational parameter of a NAND array in the NAND device is then modified in response to the voltage condition.
    Type: Grant
    Filed: August 31, 2017
    Date of Patent: October 9, 2018
    Assignee: Micron Technology, Inc.
    Inventors: Sebastien Andre Jean, Harish Singidi
  • Patent number: 10067185
    Abstract: A system for characterising a NOR flash memory cell provided with a floating gate transistor, includes a voltage generator having an output connected to the gate electrode that generates as output an erase signal; and a dynamic measurement apparatus including a first channel connected to the gate electrode and a second channel connected to the drain electrode. The dynamic measurement apparatus generates on the first and second channels write signals and measures a current flowing in the drain electrode during the writing of the memory cell. Only the gate electrode of the floating gate transistor is connected to the voltage generator and to the dynamic measurement apparatus by a CMOS switch, which switches between a first position, where the output of the voltage generator is electrically coupled to the gate electrode, and a second position, where the first channel of the measurement device is electrically coupled to the gate electrode.
    Type: Grant
    Filed: January 15, 2016
    Date of Patent: September 4, 2018
    Assignee: COMMISARIAT À L'ÉNERGIE ATOMIQUE ET AUX ÉNERGIES ALTERNATIVES
    Inventors: Jean Coignus, Alexandre Vernhet
  • Patent number: 10032852
    Abstract: A single-poly nonvolatile memory cell includes a coupling capacitor, a cell transistor and a selection transistor. The cell transistor has a floating gate, a first source, and a first drain. The floating gate is coupled to an array control gate/source line through the coupling capacitor. The first source is coupled to the array control gate/source line. The selection transistor has a selection gate, a second source, and a second drain. The selection gate is coupled to a word line. The second source is coupled to the first drain. The second drain is coupled to a bit line.
    Type: Grant
    Filed: July 15, 2016
    Date of Patent: July 24, 2018
    Assignee: SK Hynix Inc.
    Inventors: Kwang Il Choi, Sung Kun Park, Nam Yoon Kim
  • Patent number: 9939832
    Abstract: A voltage regulator is provided that includes an error amplifier circuit having a reference voltage input port that receives a reference voltage, N input ports, N output ports, and N power transistors, where N is a positive integer that is greater than or equal to 2. Each of the power transistors has a gate that is connected to one of the N output ports. The error amplifier amplifies a difference between the reference voltage and each of N respective feedback voltages input to the N input ports, respectively, and outputs amplified voltages to the respective N output ports.
    Type: Grant
    Filed: November 23, 2016
    Date of Patent: April 10, 2018
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hoang Quoc Duong, Dong Jin Keum, Hyun Seok Shin
  • Patent number: 9842658
    Abstract: Methods of operating a nonvolatile memory device include performing erase loops on a memory block using a first voltage, performing program loops on memory cells of the memory block using a second voltage, and increasing the first and second voltages based on program/erase cycle information for the memory cells. The first voltage may include an erase verification voltage and the second voltage may include a program voltage.
    Type: Grant
    Filed: April 19, 2016
    Date of Patent: December 12, 2017
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Chang-Hyun Lee
  • Patent number: 9773793
    Abstract: A transistor structure with stress enhancement geometry aligned above the channel region. Also, a transistor structure with stress enhancement geometries located above and aligned with opposite sides of the channel region. Furthermore, methods for fabricating integrated circuits containing transistors with stress enhancement geometries.
    Type: Grant
    Filed: October 9, 2009
    Date of Patent: September 26, 2017
    Assignee: TEXAS INSTUMENTS INCORPORATED
    Inventors: Scott R. Summerfelt, Rajni J. Aggarwal, Shaoping Tang
  • Patent number: 9691486
    Abstract: A method of programming a non-volatile memory device includes programming memory cells selected from the plurality of memory cells by increasing turn values of program loops based on an incremental step pulse program (ISPP) algorithm; detecting a first turn value of a first program loop wherein, in the first program loop, a first number or a first ratio of first unprogrammed memory cells is smaller than or equal to a first set value; calculating a second turn value of a second program loop based on the first turn value wherein, in the second program loop, a second number or a second ratio of second unprogrammed memory cells is expected to be smaller than or equal to a second set value, the second set value being smaller than the first set value; executing subsequent program loops on the unprogrammed memory cells up to the second program loop; detecting a third number or a third ratio of third unprogrammed memory cells in the second program loop; comparing the third number or the third ratio of the third unpro
    Type: Grant
    Filed: November 20, 2015
    Date of Patent: June 27, 2017
    Assignee: SK Hynix Inc.
    Inventor: Tae Hoon Kim
  • Patent number: 9686033
    Abstract: A system and method for separating clock recovery for a pseudowire communication. An incoming signal is received for a pseudowire communication. The incoming signal is separated into a first signal and a second signal. Packets within the first signal are ordered in a first register. A clock signal is extracted from the second signal in a second register to generate a modified clock signal. A delay is incurred during generating of the modified clock signal. The first signal is communicated utilizing the modified clock signal.
    Type: Grant
    Filed: July 13, 2015
    Date of Patent: June 20, 2017
    Assignee: CenturyLink Intellectual Property LLC
    Inventor: Michael K. Bugenhagen
  • Patent number: 9633729
    Abstract: A non-volatile memory has an array of non-volatile memory cells. Each of the non-volatile memory cells includes a coupling device formed on a first well, a read device, a floating gate device formed on a second well and coupled to the coupling device, a program device formed on the second well, and an erase device formed on a third well and coupled to the first floating gate device. The read device, the program device, and the erase device are formed on separate wells so as to separate the cycling counts of a read operation, a program operation and an erase operation of the non-volatile memory cell.
    Type: Grant
    Filed: October 7, 2015
    Date of Patent: April 25, 2017
    Assignee: eMemory Technology Inc.
    Inventors: Wen-Hao Ching, Yen-Hsin Lai, Shih-Chen Wang
  • Patent number: 9620228
    Abstract: A monotonically increasing persistent counter is described that is persistent across reboots of a system in which it is incorporated. The described counter employs an event counter module that counts events that are generated by various event generators within the system. One type of event that can be counted by the described counter is a state change. In various implementations, the event counter module, when employed as a state change counter module, includes a state change counter that counts state changes, and a journal mode component which provides journaling functionality which makes it possible to accommodate large numbers of state changes while, at the same time, recover the counter in the event of a system failure. In at least some embodiments, one or both of the state change counter and the journal mode component are implemented using NOR flash memory.
    Type: Grant
    Filed: March 23, 2016
    Date of Patent: April 11, 2017
    Assignee: Marvell International Ltd.
    Inventor: Amey Dattatray Inamdar
  • Patent number: 9608542
    Abstract: According to an exemplary embodiment, a III-nitride power conversion circuit includes a gate driver having a plurality of cascaded inverters, each of the plurality of cascaded inverters including at least one III-nitride transistor. At least one of the plurality of cascaded inverters has a cutoff switch and a III-nitride depletion mode load where the cutoff switch is configured to disconnect the III-nitride depletion mode load so as to prevent current from flowing from a supply voltage of the at least one of the plurality of cascaded inverters. The cutoff switch of the at least one of the plurality of cascaded inverters can be driven by one of the plurality of cascaded inverters. The III-nitride power conversion circuit can also include an output driver driven by the gate driver where the output driver has a segmented III-nitride transistor. Furthermore, a selector circuit can be configured to selectively disable at least one segment of the segmented III-nitride transistor.
    Type: Grant
    Filed: February 20, 2014
    Date of Patent: March 28, 2017
    Assignee: Infineon Technologies Americas Corp.
    Inventor: Tony Bahramian
  • Patent number: 9601209
    Abstract: A voltage generator includes a first trim unit and a second trim unit. The first trim unit generates a first voltage variable depending on temperature variation and a second voltage invariable irrespective of the temperature variation based on a power supply voltage, and performs a first trim operation by changing a level of the second voltage. The level of the second voltage at a first temperature becomes substantially the same as a level of the first voltage at the first temperature based on the first trim operation. The second trim unit generates an output voltage based on the power supply voltage, the first and second voltages, a reference voltage and a feedback voltage, and performs a second trim operation by adjusting variation of the output voltage depending on the temperature variation based on a result of the first trim operation.
    Type: Grant
    Filed: May 19, 2015
    Date of Patent: March 21, 2017
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Tae-Hyun Kim, Young-Sun Min, Sung-Whan Seo, Won-Tae Kim, Sang-Wan Nam
  • Patent number: 9601214
    Abstract: A method of improving radiation tolerance of floating gate memories is provided herein. Floating gate memories can include a floating gate transistor or a block of floating gate transistors. A floating gate transistor can include a semiconductor region, a source region, a drain region, a floating gate region, a tunnel oxide region, an oxide-nitride-oxide region, and a control gate region. A floating gate transistor or block of floating gate transistors can be written to multiple times in order to accumulate charge on one or more floating gate regions in accordance with an embodiment of the invention. When exposed to radiation, a floating gate region can retain its charge above a certain voltage threshold. A block of floating gate transistors can communicate with an external device where the external device can read a state of the block of floating gate transistors in accordance with an embodiment of the invention.
    Type: Grant
    Filed: June 6, 2016
    Date of Patent: March 21, 2017
    Assignee: The United States of America as represented by the Secretary of the Navy
    Inventors: Matthew Kay, James David Ingalls, Matthew Gadlage, Adam Duncan, Andrew Howard
  • Patent number: 9594097
    Abstract: A circuit arrangement for measuring a load current provided to a load via a first load terminal of a load transistor is disclosed. In accordance with one example of the invention, the circuit arrangement includes a sense transistor coupled to the load transistor to provide a sense current representing the load current at a first load terminal of the sense transistor. The first load terminals of the load and the sense transistors are at respective floating electric potentials. A floating sense circuit coupled between the load terminals of sense transistor and load transistor, at least in one mode of operation the sense circuit receives the sense current and provides a floating signal representing the sense current. A non-floating measurement circuit is coupled to the sense circuit via a DC decoupling capacitor for transferring the floating signal representing the sense current to the non-floating measurement circuit.
    Type: Grant
    Filed: June 16, 2014
    Date of Patent: March 14, 2017
    Assignee: Infineon Technologies AG
    Inventors: Peter Bogner, Luca Petruzzi
  • Patent number: 9576669
    Abstract: In a method of programming a nonvolatile memory device, a program operation is performed on a selected memory cell coupled to a selected word line in response to a program command, a negative bias voltage is applied to the selected word line, a verification pass voltage is applied to an unselected word line after the negative bias voltage is applied to the selected word line, and a first program verification voltage, which is higher than the negative bias voltage and lower than a ground voltage, is applied to the selected word line.
    Type: Grant
    Filed: January 14, 2016
    Date of Patent: February 21, 2017
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Gyo-Soo Choo, Chang-Bum Kim, Duk-Min Kwon
  • Patent number: 9543025
    Abstract: A storage control system, and a method of operation thereof, including: a power-down module for powering off a memory sub-system; a decay estimation module, coupled to the power-down module, for estimating a power-off decay rate upon the memory sub-system powered up, the power-off decay rate is for indicating how much data in the memory sub-system has decayed while the memory sub-system has been powered down; and a recycle module, coupled to the decay estimation module, for recycling an erase block for data retention based on the power-off decay rate.
    Type: Grant
    Filed: April 11, 2013
    Date of Patent: January 10, 2017
    Assignee: SANDISK TECHNOLOGIES LLC
    Inventors: James Fitzpatrick, James M. Higgins, Bernardo Rub, Ryan Jones, Robert W. Ellis, Mark Dancho, Sheunghee Park
  • Patent number: 9508422
    Abstract: A non-volatile semiconductor memory device includes an electrically data rewritable non-volatile semiconductor memory cell and a write circuit for writing data in the memory cell, the write circuit writing a data in the memory cells by supplying a write voltage Vpgm and a write control voltage VBL to the memory cell, continuing the writing of the data in the memory cell by changing the value of the write control voltage VBL in response to an advent of a first write state of the memory cell and inhibiting any operation of writing a data to the memory cell by further changing the value of the write control voltage VBL to Vdd in response to an advent of a second write state of the memory cell.
    Type: Grant
    Filed: December 30, 2015
    Date of Patent: November 29, 2016
    Assignees: Kabushiki Kaisha Toshiba, SanDisk Corporation
    Inventors: Tomoharu Tanaka, Jian Chen
  • Patent number: 9466381
    Abstract: A semiconductor device includes a memory block including memory cells coupled between bit lines and a common source line and operated by voltages applied to word lines, and an operation control block suitable for performing an erase operation and a pre-program operation on the memory block, wherein the operation control block performs an erase level control operation after the erase operation is completed so that threshold voltages of the memory cells relatively close to the bit lines and threshold voltages of the memory cells relatively close to the common source line are distributed at different erase levels.
    Type: Grant
    Filed: July 1, 2014
    Date of Patent: October 11, 2016
    Assignee: SK Hynix Inc.
    Inventor: Won Hee Lee
  • Patent number: 9454420
    Abstract: The various implementations described herein include systems, methods and/or devices that may enhance the reliability with which data can be stored in and read from a memory. The method includes, in response to one or more host read commands, reading data from a set of memory cells in a flash memory array in accordance with a first reading threshold voltage and performing an error correction process on the read data to produce error correction information. The method further includes determining, based on the error correction information, whether to adjust the first reading threshold voltage, and upon determining to adjust the first reading threshold voltage, setting the value of the first reading threshold voltage to a value greater or less than a current value of the first reading threshold voltage. In some implementations, the method further includes initiating a recalibration of the first reading threshold voltage when a predefined condition occurs.
    Type: Grant
    Filed: March 15, 2013
    Date of Patent: September 27, 2016
    Assignee: SANDISK TECHNOLOGIES LLC
    Inventors: Ying Yu Tai, Seungjune Jeon, Jinagli Zhu, Yeuh Yale Ma
  • Patent number: 9412454
    Abstract: According to one embodiment, a semiconductor memory device includes: semiconductor member; electrode member; charge accumulation member; a memory unit; and a control unit. Memory cell is formed at each crossing portion of the semiconductor member and the electrode member. The memory unit retains information indicating that the memory cell belongs to first group or second group. The control unit performs first step and second step, when reducing the charge accumulated in the charge accumulation member. In the first step, first voltage is applied both between the semiconductor member and the electrode member of the first group and between the semiconductor member and the electrode member of the second group. In the second step, second voltage is applied between the semiconductor member and the electrode member constituting the memory cell belonging to the second group.
    Type: Grant
    Filed: July 27, 2015
    Date of Patent: August 9, 2016
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Kunihiro Yamada
  • Patent number: 9397701
    Abstract: A nonvolatile memory storage controller is provided for delivering log likelihood ratios (LLRs) to a low-density parity check (LDPC) decoder for use in the decoding of an LDPC encoded codeword. The controller includes read circuitry for reading an LDPC encoded codeword stored in a nonvolatile memory storage module using a plurality of soft-decision reference voltages to provide a plurality of soft-decision bits representative of the codeword. The controller further includes a plurality of lifetime specific LLR look-up tables representative of the lifetime threshold voltage distribution of the memory storage module, wherein each of the plurality of lifetime specific LLR look-up tables comprises a plurality of LLRs representative of a specific point in the lifetime of the memory storage module for each of the plurality of soft-decision bits. The controller provides the LLRs from the appropriate LLR look-up table to an LDPC decoder for the subsequent decoding of the codeword.
    Type: Grant
    Filed: March 11, 2013
    Date of Patent: July 19, 2016
    Assignee: Microsemi Storage Solutions (US), Inc.
    Inventors: Rino Micheloni, Peter Z. Onufryk, Alessia Marelli, Christopher I. W. Norrie
  • Patent number: 9336887
    Abstract: A nonvolatile memory device includes a memory cell array having multiple memory blocks. Each memory block includes memory cells arranged at intersections of multiple word lines and multiple bit lines. At least one word line of the multiple word lines is included in an upper word line group and at least one other word line of the multiple word lines is included in a lower word line group. The number of data bits stored in memory cells connected to the at least one word line included in the upper word line group is different from the number of data bits stored in memory cells connected to the at least one other word line included in the lower word line group.
    Type: Grant
    Filed: October 13, 2014
    Date of Patent: May 10, 2016
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Changkyu Seol, Euncheol Kim, Junjin Kong, Hong Rak Son
  • Patent number: 9331092
    Abstract: Methods and related structures are disclosed for forming contact landing regions in split-gate NVM (non-volatile memory) systems. A dummy select gate structure is formed while also forming select gates for split-gate NVM cells. A control gate layer is formed over the select gates and the dummy select gate structure, as well as an intervening charge storage layer. The control gate material will fill in gaps between the select gate material and the dummy select gate material. A non-patterned spacer etch is then used to etch the control gate layer to form a contact landing region associated with the dummy select gate structure while also forming spacer control gates for the split-gate NVM cells. The disclosed embodiments provide improved (e.g., more planar) contact landing regions without requiring additional processing steps and without increasing the pitch of the resulting NVM cell array.
    Type: Grant
    Filed: May 7, 2015
    Date of Patent: May 3, 2016
    Assignee: FREESCALE SEMICONDUCTOR, INC.
    Inventors: Jane A. Yater, Cheong Min Hong, Sung-Taeg Kang
  • Patent number: 9318207
    Abstract: A nonvolatile semiconductor memory device according to an embodiment comprises a control unit, during a data erase, applying at least to a word line connected to a memory cell disposed most to a source line side a lower control voltage than that applied to a word line connected to a memory cell disposed most to a bit line side, of a plurality of word lines connected to at least a plurality of memory cells mutually written with data of an identical number of bits in a cell string.
    Type: Grant
    Filed: December 15, 2014
    Date of Patent: April 19, 2016
    Assignee: KABUSHIKI KAISHA TOSHIBA
    Inventors: Kota Nishikawa, Masanori Hatakeyama, Takanori Eto, Atsuhiro Suzuki
  • Patent number: 9318161
    Abstract: In accordance with at least one embodiment, an onboard analog-to-digital converter (ADC) on a system-on-a-chip (SOC) is utilized to determine whether a charge pump output for a non-volatile memory (NVM) is correct or not. The SOC is directed to wait until the output is within an expected range before moving to the next step in a start-up procedure. If the maximum allowed start-up time is exceeded, an error signal is sent to the SOC such that the application can react to it.
    Type: Grant
    Filed: November 16, 2012
    Date of Patent: April 19, 2016
    Assignee: FREESCALE SEMICONDUCTOR, INC.
    Inventors: Richard K. Eguchi, Jon S. Choy
  • Patent number: 9299413
    Abstract: A semiconductor system includes a controller and a semiconductor device. The controller outputs an external command signal. The semiconductor device compares the external command signal with a reference voltage signal to generate a refresh signal. The semiconductor device executes a refresh operation according to the refresh signal. The refresh signal is enabled if the reference voltage signal is not generated.
    Type: Grant
    Filed: April 28, 2015
    Date of Patent: March 29, 2016
    Assignee: SK Hynix Inc.
    Inventor: Haeng Seon Chae
  • Patent number: 9293177
    Abstract: Provided are a semiconductor memory device, a memory system including the same, and an operating method thereof. The semiconductor memory device includes a memory cell array including a plurality of memory cells, a peripheral circuit suitable for reading least significant bit data and most significant bit data of neighboring memory cells adjacent to selected memory cells out of the plurality of memory cells, and generating pattern flag data using the least significant bit data and the most significant bit data and a control logic suitable for controlling the peripheral circuit to set a read voltage to be applied to the selected memory cells based on the pattern flag data.
    Type: Grant
    Filed: February 19, 2014
    Date of Patent: March 22, 2016
    Assignee: SK Hynix Inc.
    Inventors: Seok Hwan Choi, Hyun Ju Lee
  • Patent number: 9293215
    Abstract: A flash memory device uses a pair of parallely connected NMOS transistors with different voltage ratings to generate the reference current for the sense amplifier used in the read out operations. The reference current thus generated is temperature compensated with zero or near-zero temperature coefficient. In some embodiments, the pair of parallely connected NMOS transistors includes a high voltage NMOS transistor and a low voltage NMOS transistor or NMOS transistors with different gate oxide thicknesses.
    Type: Grant
    Filed: March 18, 2014
    Date of Patent: March 22, 2016
    Assignee: Integrated Silicon Solution, Inc.
    Inventors: Sung Jin Yoo, Luis Kang
  • Patent number: 9280456
    Abstract: The present disclosure includes methods and apparatuses for mapping between program states and data patterns. One method includes mapping a data pattern to a number of program state combinations L corresponding to a group of memory cells configured to store a fractional number of data units per cell. The mapping can be based, at least partially, on a recursive expression performed in a number of operations, the number of operations based on a number of memory cells N within the group of memory cells and the number of program state combinations L.
    Type: Grant
    Filed: November 12, 2013
    Date of Patent: March 8, 2016
    Assignee: Micron Technology, Inc.
    Inventor: Chandra C. Varanasi
  • Patent number: 9275750
    Abstract: Methods and apparatuses for reduction of read disturb errors in a memory system utilizing modified or extra memory cells.
    Type: Grant
    Filed: April 12, 2015
    Date of Patent: March 1, 2016
    Assignee: International Business Machines Corporation
    Inventors: Charles J. Camp, Holloway H. Frost
  • Patent number: 9263139
    Abstract: A method of improving radiation tolerance of floating gate memories is provided herein. Floating gate memories can include a floating gate transistor or a block of floating gate transistors. A floating gate transistor can include a semiconductor region, a source region, a drain region, a floating gate region, a tunnel oxide region, an oxide-nitride-oxide region, and a control gate region. A floating gate transistor or block of floating gate transistors can be written to multiple times in order to accumulate charge on one or more floating gate regions in accordance with an embodiment of the invention. When exposed to radiation, a floating gate region can retain its charge above a certain voltage threshold. A block of floating gate transistors can communicate with an external device where the external device can read a state of the block of floating gate transistors in accordance with an embodiment of the invention.
    Type: Grant
    Filed: September 30, 2014
    Date of Patent: February 16, 2016
    Assignee: The United States of America as represented by the Secretary of the Navy
    Inventors: Matthew Kay, James David Ingalls, Matthew Gadlage, Adam Duncan, Andrew Howard
  • Patent number: 9252817
    Abstract: Apparatuses, systems, methods, and computer program products are provided for error correction. A soft read module is configured to obtain soft read information for a cell of a non-volatile memory medium. The soft read information may indicate a likelihood that a data value for the cell is correct. A reliability module is configured to associate the cell with a log-likelihood ratio (LLR) mapping from a plurality of LLR mappings based on one or more reliability characteristics for a set of cells that includes the cell. An LLR map module is configured to determine an LLR value based on the soft read information by using the LLR mapping.
    Type: Grant
    Filed: February 25, 2014
    Date of Patent: February 2, 2016
    Assignee: SanDisk Technologies, Inc.
    Inventors: Yangyang Pan, Hao Zhong
  • Patent number: 9231051
    Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.
    Type: Grant
    Filed: December 22, 2014
    Date of Patent: January 5, 2016
    Assignee: GLOBALFOUNDRIES Inc.
    Inventors: Xiuyu Cai, Ruilong Xie, William J. Taylor, Jr.
  • Patent number: 9230661
    Abstract: The present disclosure includes apparatuses and methods for determining soft data for combinations of memory cells. A number of embodiments include an array of memory cells, wherein the array includes a first memory cell and a second memory cell, wherein the first and second memory cells are each programmable to one of a number of program states, and wherein a combination of the program states of the first and second memory cells corresponds to one of a number of data states. A number of embodiments also include a buffer and/or a controller coupled to the array and configured to determine soft data associated with the program states of the first and second memory cells and determine soft data associated with the data state that corresponds to the combination of the program states of the first and second memory cells based, at least in part, on the soft data associated with the program state of the first memory cell and the soft data associated with the program state of the second memory cell.
    Type: Grant
    Filed: April 23, 2014
    Date of Patent: January 5, 2016
    Assignee: Micron Technology, Inc.
    Inventors: Violante Moschiano, Tommaso Vali, Mark A. Hawes
  • Patent number: 9230629
    Abstract: A semiconductor storage device includes a first bit line and a second bit line. A nonvolatile memory element and a first cell transistor are connected in series between the first bit line and the second bit line. A sense transistor has a gate connected to a sense node which is provided between the first bit line and the memory element. A read bit line is connected to a source or a drain of the sense transistor. The read bit line is configured to transmit data of the memory element. A sense amplifier is configured to detect the logic of data transmitted from the read bit line.
    Type: Grant
    Filed: March 10, 2014
    Date of Patent: January 5, 2016
    Assignee: KABUSHIKI KAISHA TOSHIBA
    Inventors: Akira Katayama, Masahiro Takahashi
  • Patent number: 9230667
    Abstract: A semiconductor device includes a memory block including memory cells for storing program data and one or more flag cells for storing erase state information, an operation circuit suitable for performing a program operation, an erase operation, and a read operation on the memory cells and the flag cell, and a data conversion circuit suitable for encoding read data read from the memory cells based on the erase state information.
    Type: Grant
    Filed: July 9, 2014
    Date of Patent: January 5, 2016
    Assignee: SK Hynix Inc.
    Inventors: Yi Seul Park, Chul Woo Yang
  • Patent number: 9224485
    Abstract: A nonvolatile memory device and a method of programming the same. The nonvolatile memory device includes a memory cell array including a plurality of memory cells and a program control logic circuit controlling the memory cell array. The program control logic circuit programs a first memory cell so that the threshold voltage of the first memory cell corresponding to data of erasure state is higher than the threshold voltage of a second memory cell corresponding to data of program state, in the memory cell array. The nonvolatile memory device controlled in this manner can provide higher reliability.
    Type: Grant
    Filed: January 4, 2013
    Date of Patent: December 29, 2015
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventor: Changhyun Lee
  • Patent number: 9202558
    Abstract: Technologies are generally described herein for performing a pulse programming operation on memory cells. The memory cells may be programmed according to a relative ranking of a property of the memory cells. The relative ranking may correspond to a particular word to be written to the memory cells. The memory cells may be pulsed until the property corresponds to a particular relative ranking. Some examples of properties of the memory cells include, but are not limited to, threshold voltages, resistance values, or current carrying capabilities.
    Type: Grant
    Filed: August 12, 2014
    Date of Patent: December 1, 2015
    Assignee: Empire Technology Development LLC
    Inventor: Yanjun Ma
  • Patent number: 9202768
    Abstract: According to one embodiment, a semiconductor module has a substrate, two nonvolatile memories disposed on a first surface of the substrate, a controller to control the nonvolatile memories, disposed on the first surface of the substrate and between the two nonvolatile memories, and a plurality of terminals that are electrically connected to the two nonvolatile memories and to the controller, disposed on a second surface of the substrate.
    Type: Grant
    Filed: March 7, 2013
    Date of Patent: December 1, 2015
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Hideo Aoki, Katsuhiko Oyama, Taku Nishiyama, Chiaki Takubo, Katsuya Sakai
  • Patent number: 9196371
    Abstract: A nonvolatile semiconductor memory device includes a memory cell array and a control circuit. The memory cell array comprises a plurality of memory cells and stores initial setting data in the plurality of memory cells. The control circuit is configured to apply a first voltage to gates of the plurality of memory cells to read the initial setting data and, depending on that read result, apply a second voltage different from the first voltage to the gates of the plurality of memory cells to read the initial setting data.
    Type: Grant
    Filed: September 3, 2013
    Date of Patent: November 24, 2015
    Assignee: KABUSHIKI KAISHA TOSHIBA
    Inventors: Ayako Yamano, Norihiro Fujita, Hitoshi Shiga