Including Signal Comparison Patents (Class 365/189.07)
  • Patent number: 9607679
    Abstract: A refresh control device is disclosed, which relates to a technology for efficiently storing weak cell refresh addresses. The refresh control device includes a weak cell address storage circuit to store a weak address, a weak cell address control circuit, and a row address control circuit. The weak cell address control circuit outputs a weak enable signal and a row address by comparing a refresh address with the weak address, and only activates the refresh address according to the comparison result or activates both the refresh address and the row address. The row address control circuit controls a refresh operation by selectively activating a word line of a bank in response to the refresh address, the weak enable signal, and the row address.
    Type: Grant
    Filed: May 31, 2016
    Date of Patent: March 28, 2017
    Assignee: SK HYNIX INC.
    Inventors: Youk Hee Kim, Jun Gi Choi
  • Patent number: 9600427
    Abstract: A receiver circuit includes: a plurality of first holding circuits respectively latching a plurality of reception data pieces on the basis of a same clock signal; a comparison circuit respectively comparing first reception data pieces and second reception data pieces after a certain time elapses since the latch of the plurality of first holding circuits, the first reception date pieces being respectively latched by the plurality of first holding circuits, the second reception data pieces being respectively input to the plurality of first holding circuits; and a plurality of second holding circuits respectively latching the first reception data pieces when a first output signal of the comparison circuit indicates that the first reception data pieces and the second reception data pieces are identical.
    Type: Grant
    Filed: August 27, 2015
    Date of Patent: March 21, 2017
    Assignee: SOCIONEXT INC.
    Inventor: Masahiro Kudo
  • Patent number: 9601172
    Abstract: An address aligner includes a command address providing unit, an alignment signal providing unit and an alignment unit. The command address providing unit outputs a sync command address signal by delaying a command address signal in synchronization with a first clock signal. The sync command address signal is synchronized with the first clock signal. The alignment signal providing unit outputs alignment clock signals by delaying a chip select signal in synchronization with a second clock signal. The alignment clock signals are synchronized with the second clock signal. The alignment unit outputs a plurality of addresses in synchronization with the alignment clock signals. The plurality of addresses is included in the sync command address signal. If the address aligner according to example embodiments is used, the operation speed of the memory device may be increased by aligning a plurality of addresses in synchronization with the alignment clock signal that is generated based on a chip select signal.
    Type: Grant
    Filed: March 25, 2015
    Date of Patent: March 21, 2017
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Chang-Yong Lee, Gong-Heum Han
  • Patent number: 9600285
    Abstract: A method of an aspect includes receiving a packed data operation mask concatenation instruction. The packed data operation mask concatenation instruction indicates a first source having a first packed data operation mask, indicates a second source having a second packed data operation mask, and indicates a destination. A result is stored in the destination in response to the packed data operation mask concatenation instruction. The result includes the first packed data operation mask concatenated with the second packed data operation mask. Other methods, apparatus, systems, and instructions are disclosed.
    Type: Grant
    Filed: December 22, 2011
    Date of Patent: March 21, 2017
    Assignee: Intel Corporation
    Inventors: Bret L. Toll, Robert Valentine, Jesus Corbal San Adrian, Elmoustapha Ould-Ahmed-Vall, Mark Charney
  • Patent number: 9595330
    Abstract: A Configurable Non-Volatile Content Addressable Memory (CNVCAM) cell consisting of a pair of complementary non-volatile memory devices and a MOSFET (Metal-Oxide-Semiconductor-Field-Effect-Transistor) is disclosed. The CNVCAM cells can be constructed to form the NOR-type match line memory array and the NAND-type match line memory array. In contrast to the Random Access Memory (RAM) accessed by the address codes with the prior knowledge of memory locations, CNVCAM can be pre-configured into non-volatile memory content data and searched by an input content data to trigger the further computing process. The unique property of CNVCAM can provide a key component for neural computing.
    Type: Grant
    Filed: October 3, 2016
    Date of Patent: March 14, 2017
    Assignee: FLASHSILICON INCORPORATION
    Inventor: Lee Wang
  • Patent number: 9588874
    Abstract: Pairing information is used by the target application to determine how to connect to the correct controller. A network pipe is established between the target application and the controller. The network pipe is used to pass information, such as to deliver/receive test information, between the controller and target application. A bridge may also be established between the controller and an analysis tool for the device hosting the target application. The bridge creates a communication path for the controller to send/receive information (e.g. commands, queries) to the analysis tool s to perform tests of the target application. Code may also be injected into the target application such that dynamic linked libraries may be simulated. Crash data may also be obtained by the controller (or some other device) that may not be typically available by a particular device platform.
    Type: Grant
    Filed: December 14, 2012
    Date of Patent: March 7, 2017
    Assignee: MICROSOFT TECHNOLOGY LICENSING, LLC
    Inventors: Jered Aasheim, Aaron Clarke, Ryan Pangrle, David Owens, Jesse Wesson, Robert Daly, Nicolas Trescases, Jay Daniels, Joe LeBlanc, Colin Arenz
  • Patent number: 9583190
    Abstract: An integrated circuit (IC) that includes content addressable memories (CAM) is described. A CAM receives a key and searches through entries stored in the CAM for one or more entries that match the key. If a matching entry is found, the IC returns a storage address indicating a memory location at which the matching was found.
    Type: Grant
    Filed: November 9, 2012
    Date of Patent: February 28, 2017
    Assignee: Altera Corporation
    Inventors: Marc Miller, Jimmy Lee Reaves
  • Patent number: 9576648
    Abstract: A thin-film memory may include a thin-film transistor-free address decoder in conjunction with thin-film memory elements to yield an all-thin-film memory. Such a thin-film memory excludes all single-crystal electronic devices and may be formed, for example, on a low-cost substrate, such as fiberglass, glass or ceramic. The memory may be configured for operation with an external memory controller.
    Type: Grant
    Filed: July 5, 2015
    Date of Patent: February 21, 2017
    Assignee: Ovonyx Memory Technology, LLC
    Inventor: Ward Parkinson
  • Patent number: 9568934
    Abstract: A semiconductor system may include a first semiconductor device configured to output a command signal, a first power supply voltage, a second power supply voltage and a third power supply voltage. The semiconductor system may include a second semiconductor device configured to drive an internal power supply voltage with the first power supply voltage in response to an internal command signal generated by decoding the command signal, generate first output data from first internal data by being supplied with the internal power supply voltage and the second power supply voltage, and generate second output data from second internal data by being supplied with the internal power supply voltage and the second power supply voltage.
    Type: Grant
    Filed: September 10, 2015
    Date of Patent: February 14, 2017
    Assignee: SK HYNIX INC.
    Inventor: Yun Seok Hong
  • Patent number: 9563556
    Abstract: A memory controller includes logic circuitry to generate a first data address identifying a location in a first external memory array for storing first data, a first tag address identifying a location in a second external memory array for storing a first tag, a second data address identifying a location in the second external memory array for storing second data, and a second tag address identifying a location in the first external memory array for storing a second tag. The memory controller includes an interface that transfers the first data address and the first tag address for a first set of memory operations in the first and the second external memory arrays. The interface transfers the second data address and the second tag address for a second set of memory operations in the first and the second external memory arrays.
    Type: Grant
    Filed: October 21, 2011
    Date of Patent: February 7, 2017
    Assignee: Rambus Inc.
    Inventor: Frederick A. Ware
  • Patent number: 9564195
    Abstract: An address comparator circuit includes a first determination unit suitable for activating a first control signal when a first address corresponding to a previous read command is identical with a second address corresponding to a current read command; a second determination unit suitable for activating a second control signal when the previous and current read commands are consecutively inputted to the address comparator circuit with an interval of a specific number of clocks or less; and a blocking signal generation unit suitable for generating a blocking signal that blocks data transmission between a memory array and an external device based on the first and the second control signals.
    Type: Grant
    Filed: April 7, 2015
    Date of Patent: February 7, 2017
    Assignee: SK Hynix Inc.
    Inventors: Jung-Hwan Ji, Ki-Chon Park
  • Patent number: 9564193
    Abstract: A circuit includes a tracking bit line, a tracking unit connected to the tracking bit line and a detection unit. The tracking unit is configured to receive a first control signal and configured to selectively charge or discharge a voltage on the tracking bit line in response to the first control signal. The detection unit is coupled to the tracking bit line and configured to generate a sense amplifier enable (SAE) signal in response to the voltage level on the tracking bit line.
    Type: Grant
    Filed: September 27, 2013
    Date of Patent: February 7, 2017
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Jung-Ping Yang, Chih-Chieh Chiu, Fu-An Wu, Chia-En Huang, I-Han Huang
  • Patent number: 9553512
    Abstract: A voltage regulator including a comparing circuit, a first circuit, a transistor, a voltage reference circuit, and a latching circuit. The comparing circuit compares a first and second voltage references and generates an output based on the comparison. The first circuit amplifies the output of the comparing circuit. The transistor includes: a gate configured to receive a first output of the first circuit; a first terminal connected to a voltage supply terminal; and a second terminal. A regulated output voltage of the voltage regulator is based on a voltage at the second terminal. The voltage reference circuit generates the second voltage reference based on the voltage at the second terminal. The latching circuit, based on a second output of the first circuit: adjusts the second voltage reference; and switches between forcing the second output of the first circuit to be in a first state to be in a second state.
    Type: Grant
    Filed: February 9, 2015
    Date of Patent: January 24, 2017
    Assignee: MARVELL INTERNATIONAL LTD.
    Inventor: Robert W. Shreeve
  • Patent number: 9547571
    Abstract: A storage device with a memory may include memory block health monitoring and behavior tracking. Each memory block may be analyzed based on one or more dummy wordlines within the block may not be accessible for normal data storage. The dummy wordlines may be programmed with a known data pattern that can be tracked and analyzed for potential errors, which may be used as representation of the health of the memory block. Adjustments can be made to the operating parameters (e.g. read voltages) to optimize each memory block based on its error analysis.
    Type: Grant
    Filed: May 20, 2015
    Date of Patent: January 17, 2017
    Assignee: SanDisk Technologies LLC
    Inventors: Niles Yang, Rohit Sehgal, Abhi Kashyap
  • Patent number: 9542285
    Abstract: A memory device includes a storage unit in which a plurality of semiconductor chips each comprising a plurality of memory blocks respectively arranged in a planar direction and a plurality of redundant blocks respectively arranged in a planar direction are stacked, a detecting unit configured to detect a defect of each of the memory blocks in the storage unit; a checking unit configured to check free capacity in each of the redundant blocks in the storage unit, and a determining unit configured to determine a substitute block to be substituted for the memory block in which the defect has been detected from the redundant blocks having the free capacity.
    Type: Grant
    Filed: December 18, 2014
    Date of Patent: January 10, 2017
    Assignee: FUJITSU LIMITED
    Inventors: Sadao Miyazaki, Osamu Ishibashi, Jin Abe
  • Patent number: 9543951
    Abstract: A semiconductor apparatus may include an internal voltage level controller configured to output either a normal trimming code or a test voltage code as a voltage control code in response to a test mode signal, a specific operation start signal, and a specific operation end signal. The semiconductor apparatus may include an internal voltage generator configured to generate an internal voltage and control a voltage level of the internal voltage in response to the voltage control code.
    Type: Grant
    Filed: September 8, 2015
    Date of Patent: January 10, 2017
    Assignee: SK HYNIX INC.
    Inventors: Ja Beom Koo, Jeong Tae Hwang
  • Patent number: 9543041
    Abstract: Techniques and circuits for testing and configuring magnetic memory devices are presented. Registers and nonvolatile storage is included on the memory devices for storing values used to control testing of the memory devices as well as for configuring parameters related to both testing and normal operation. Examples include adjustment of bias voltages, sense amplifier offset values, and timing parameters to improve the efficiency of testing operations as well as improve reliability and speed of normal operation.
    Type: Grant
    Filed: August 27, 2015
    Date of Patent: January 10, 2017
    Assignee: Everspin Technologies, Inc.
    Inventors: Jason Janesky, Syed M. Alam, Dimitri Houssameddine, Mark Deherrera
  • Patent number: 9544388
    Abstract: Disclosed are various embodiments for client-side predictive caching of content to facilitate instantaneous use of the content. If a user is likely to commence use of a content item through a client, the client is configured to predictively cache the content item before the user commences use. In doing so, the client may obtain metadata for the content item and an initial portion of the content item from another computing device. The client may then initialize various resources to facilitate instantaneous use of the content item by the client based at least in part on the metadata and the initial portion. The client-side cache may be divided into multiple segments with different content selection criteria.
    Type: Grant
    Filed: May 9, 2014
    Date of Patent: January 10, 2017
    Assignee: Amazon Technologies, Inc.
    Inventors: Lei Li, Andrew Jason Ma, Gurpreet Singh Ahluwalia, Abhishek Dubey, Sachin Shah, Vijay Sen, Gregory Scott Benjamin, Prateek RameshChandra Shah, Cody Wayne Maxwell Powell, Meltem Celikel, Darryl Hudgin, James Marvin Freeman, Aaron M. Bromberg, Bryant F. Herron-Patmon, Nush Karmacharya, Joshua B. Barnard, Peter Wei-Chih Chen, Stephen A. Slotnick, Andrew J. Watts, Richard J. Winograd
  • Patent number: 9543042
    Abstract: A semiconductor memory apparatus includes a first comparison block configured to compare a plurality of channel data with one another and generate a first comparison signal, or output one of the plurality of channel data as the first comparison signal, in response to a plurality of channel select signals; a second comparison block configured to compare the plurality of channel data and generate a second comparison signal when the plurality of channel select signals have a predetermined combination and a channel detection signal has a predetermined logic level; a channel selection detection block configured to enable the channel detection signal when only one channel select signal among the plurality of channel select signals is enabled; and a combined output block configured to enable a test result signal when at least one comparison signal of the first and second comparison signals is enabled.
    Type: Grant
    Filed: March 30, 2015
    Date of Patent: January 10, 2017
    Assignee: SK HYNIX INC.
    Inventor: Dong Uk Lee
  • Patent number: 9535939
    Abstract: A method for storing database information includes storing a table having data values in a column major order. The data values are stored in a list of blocks. The method also includes assigning a tuple sequence number (TSN) to each data value in each column of the table according to a sequence order in the table. The data values that correspond to each other across a plurality of columns of the table have equivalent TSNs. The method also includes assigning each data value to a partition based on a representation of the data value. The method also includes assigning a tuple map value to each data value. The tuple map value identifies the partition in which each data value is located.
    Type: Grant
    Filed: May 31, 2012
    Date of Patent: January 3, 2017
    Assignee: International Business Machines Corporation
    Inventors: Ronald J. Barber, Min-Soo Kim, Sam S. Lightstone, Guy M. Lohman, Lin Qiao, Vijayshankar Raman, Eugene J. Shekita, Richard S. Sidle
  • Patent number: 9536581
    Abstract: A non-volatile memory device includes a memory cell array including memory cells, each having a resistance value reversibly transitioning among resistance value ranges in a variable state in accordance with application of different electrical signals, a control circuit that, in operation, receives a control signal, a read circuit that, in operation, obtains pieces of resistance value information each relating to the resistance value of one of the memory cells in accordance with the control signal, and an arithmetic circuit that, in operation, calculates a binary reference value based on at least a part of the pieces of resistance value information. In operation, the read circuit selectively assigns, based on the binary reference value, one of two values to each of the pieces of resistance value information.
    Type: Grant
    Filed: November 11, 2015
    Date of Patent: January 3, 2017
    Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
    Inventors: Yoshikazu Katoh, Yuhei Yoshimoto, Satoru Ogasahara
  • Patent number: 9535940
    Abstract: A method for storing database information includes storing a table having data values in a column major order. The data values are stored in a list of blocks. The method also includes assigning a tuple sequence number (TSN) to each data value in each column of the table according to a sequence order in the table. The data values that correspond to each other across a plurality of columns of the table have equivalent TSNs. The method also includes assigning each data value to a partition based on a representation of the data value. The method also includes assigning a tuple map value to each data value. The tuple map value identifies the partition in which each data value is located.
    Type: Grant
    Filed: August 30, 2012
    Date of Patent: January 3, 2017
    Assignee: International Business Machines Corporation
    Inventors: Ronald J. Barber, Min-Soo Kim, Sam S. Lightstone, Guy M. Lohman, Lin Qiao, Vijayshankar Raman, Eugene J. Shekita, Richard S. Sidle
  • Patent number: 9530513
    Abstract: A disclosed example sense programmed states of memory cells includes starting a counter at a time of activating a plurality of memory cells. Binary values are obtained based on sense amplifiers in circuit with the memory cells in response to the counter reaching a trigger count value. A programmed state of the memory cells is determined based on the binary values.
    Type: Grant
    Filed: November 25, 2015
    Date of Patent: December 27, 2016
    Assignee: Intel Corporation
    Inventors: Feng Pan, Ramin Ghodsi
  • Patent number: 9530472
    Abstract: A data alignment device includes a buffer configured to buffer a data strobe signal, output a data strobe pulse signal, and buffer inputted data, a latch configured to latch the data in correspondence to the data strobe pulse signal, a first delay configured to delay the data strobe pulse signal and output a delayed signal, a divider configured to divide the delayed signal at a time of activation of a division control signal and generate a plurality of divided signals, a control circuit configured to receive a command signal, a clock, the data strobe signal, and the plurality of divided signals, and control the division control signal for controlling an enable state of the divider, and an alignment circuit configured to align output data in correspondence to the plurality of divided signals.
    Type: Grant
    Filed: June 1, 2016
    Date of Patent: December 27, 2016
    Assignee: SK HYNIX INC.
    Inventors: Min Su Park, Hong Gyeom Kim
  • Patent number: 9520194
    Abstract: A pre-computation based TCAM configured to reduce the number of match lines being pre-charged during a search operation to save power is disclosed. The pre-computation based TCAM stores additional information in a secondary TCAM that can be used to determine which match lines in a primary TCAM storing data words to be searched need not be pre-charged because they are associated with data words guaranteed to not match. The additional information stored in secondary TCAM can include a pre-computation word that represents a range inclusive of a lower and upper bound of a number of ones or zeroes possible in a corresponding data word stored in the primary TCAM.
    Type: Grant
    Filed: April 30, 2015
    Date of Patent: December 13, 2016
    Assignee: Broadcom Corporation
    Inventor: Vinay Iyengar
  • Patent number: 9514842
    Abstract: Techniques are disclosed relating to memory testing. In one embodiment, an integrated circuit is disclosed that includes a memory and an interface circuit. The interface circuit is configured to receive one or more testing signals from a built in self-test (BIST) unit. The interface circuit is further configured to receive, independently from the one or more testing signals, one or more configuration signals from automated test equipment (ATE). The interface circuit is further configured to issue one or more instruction signals to the memory based on the one or more testing signals and based on the one or more configuration signals. In some embodiments, the interface circuit is configured to enable the BIST unit to detect errors in functions the BIST unit is not designed to test.
    Type: Grant
    Filed: September 24, 2014
    Date of Patent: December 6, 2016
    Assignee: Apple Inc.
    Inventors: Dragos F. Botea, Bibo Li, Vijay M. Bettada
  • Patent number: 9502124
    Abstract: A nonvolatile memory device includes a voltage generator that sequentially provides a first setup voltage and second setup voltage to a word line of a memory cell array, and control logic including a time control unit that determines a word line setup time for the word line in relation to the second setup voltage based on a difference between the first and second setup voltages.
    Type: Grant
    Filed: July 2, 2014
    Date of Patent: November 22, 2016
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sang-Won Park, Dongkyo Shim, Kitae Park, Sang-Won Shim
  • Patent number: 9501584
    Abstract: Separate key processing units generate different search keys based off of a single master key received at a ternary memory array chip. A reference search key and selection logic are provided to reduce power dissipation in a global search key bus across the chip. The reference search key is the output of one of the key processing units and its bytes are compared with the output from each of the other key processing units. A select signal from each unit indicates which bytes match. Each matching byte at each key processing unit is blocked from changing corresponding bit line logic values across the chip, reducing the number of voltage switches occurring in the global search key bus. The select signal causes a selection module local to each superblock to select the matching byte(s) from the reference search key and non-matching byte(s) from the global search key bus to reconstitute the entire search key.
    Type: Grant
    Filed: February 4, 2013
    Date of Patent: November 22, 2016
    Assignee: Broadcom Corporation
    Inventor: Chetan Deshpande
  • Patent number: 9502132
    Abstract: An antifuse memory device includes an antifuse memory cell, a reference current generation unit, and a comparison unit. The antifuse memory cell includes an antifuse. The reference current generation unit provides a reference current selected from a plurality of reference currents. The comparison unit compares an intensity of a cell current flowing through the antifuse with an intensity of the reference current and provides an output signal corresponding to a result of the comparison.
    Type: Grant
    Filed: June 7, 2013
    Date of Patent: November 22, 2016
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Min-Soo Jang, Young-hun Seo, Chan-yong Lee
  • Patent number: 9496023
    Abstract: One example of the present disclosure includes performing a comparison operation in memory using a logical representation of a first value stored in a first portion of a number of memory cells coupled to a sense line of a memory array and a logical representation of a second value stored in a second portion of the number of memory cells coupled to the sense line of the memory array. The comparison operation compares the first value to the second value, and the method can include storing a logical representation of a result of the comparison operation in a third portion of the number of memory cells coupled to the sense line of the memory array.
    Type: Grant
    Filed: May 18, 2015
    Date of Patent: November 15, 2016
    Assignee: Micron Technology, Inc.
    Inventors: Kyle B. Wheeler, Troy A. Manning, Richard C. Murphy
  • Patent number: 9490032
    Abstract: An integrated circuit chip includes a test circuit suitable for performing a test operation and generating a test result signal indicating whether there is an error or not in the integrated circuit chip, a transmitting unit suitable for transmitting the test result signal through an interlayer channel. The interlayer channel is precharged to a first level before the transmitting unit transmits the test result signal, and the interlayer channel is driven to a second level when there is an error.
    Type: Grant
    Filed: October 24, 2013
    Date of Patent: November 8, 2016
    Assignee: SK Hynix Inc.
    Inventor: Sang-Jin Byeon
  • Patent number: 9472273
    Abstract: A thin-film memory may include a thin-film transistor-free address decoder in conjunction with thin-film memory elements to yield an all-thin-film memory. Such a thin-film memory excludes all single-crystal electronic devices and may be formed, for example, on a low-cost substrate, such as fiberglass, glass or ceramic. The memory may be configured for operation with an external memory controller.
    Type: Grant
    Filed: July 5, 2015
    Date of Patent: October 18, 2016
    Assignee: Carlow Innovations LLC
    Inventor: Ward Parkinson
  • Patent number: 9460774
    Abstract: A self-refresh device is disclosed, which relates to a technology for generating a self-refresh period by reflecting refresh characteristics of an actual cell in a semiconductor device. The self-refresh device includes: a period generation unit configured to output a period control signal by comparing an output voltage of a dummy cell with a reference signal; a phase detection unit configured to detect a phase of the period control signal in response to an oscillation signal having a fixed period; and a refresh signal output unit configured to output a self-refresh period signal in response to the oscillation signal and an output signal of the phase detection unit.
    Type: Grant
    Filed: September 1, 2015
    Date of Patent: October 4, 2016
    Assignee: SK hynix Inc.
    Inventor: Hyeng Ouk Lee
  • Patent number: 9455020
    Abstract: The present disclosure includes apparatuses and methods related to determining an XOR value in memory. An example method can include performing a NAND operation on a data value stored in a first memory cell and a data value stored in a second memory cell. The method can include performing an OR operation on the data values stored in the first and second memory cells. The method can include performing an AND operation on the result of the NAND operation and a result of the OR operation without transferring data from the memory array via an input/output (I/O) line.
    Type: Grant
    Filed: May 18, 2015
    Date of Patent: September 27, 2016
    Assignee: Micron Technology, Inc.
    Inventor: Troy A. Manning
  • Patent number: 9454505
    Abstract: Chip select (‘CS’) multiplication in an SPI system that includes an SPI master, a CS multiplier, a plurality of SPI slaves, and a fall time detection circuit, where the SPI master is coupled to the CS multiplier and the fall time detection circuit by a CS signal line, the CS multiplier includes a plurality of CS outputs with each CS output coupled to an SPI slave, and CS multiplication includes: receiving, from the SPI master, the CS signal on the CS signal line; detecting fall time of the CS signal; and, if the fall time of the CS signal is less than a predefined threshold, configuring, by the fall-time detection circuit, the CS multiplier to vary from providing a CS signal on a first CS output to providing a CS signal on a second CS output.
    Type: Grant
    Filed: March 30, 2015
    Date of Patent: September 27, 2016
    Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.
    Inventors: Michael Decesaris, Steven C. Jacobson, Luke D. Remis, Gregory D. Sellman
  • Patent number: 9448866
    Abstract: A semiconductor memory device includes a plurality of data input/output pads configured to transmit and receive data to and from memory cells, an alert pad configured to output data error information while the data is transmitted and received, and a monitoring device configured to output the data error information to the alert pad in a first mode and to output monitoring information to the alert pad in a second mode.
    Type: Grant
    Filed: July 6, 2015
    Date of Patent: September 20, 2016
    Assignee: SK Hynix Inc.
    Inventor: Kie-Bong Ku
  • Patent number: 9449557
    Abstract: Disclosed is an organic light emitting display device including: plurality of data lines; a charging line formed in a direction crossing the plurality of data lines; and charging switches connected between the charging line and the data lines. The charging line inputs a charging voltage and the charging switches are individually controlled in data line.
    Type: Grant
    Filed: December 22, 2015
    Date of Patent: September 20, 2016
    Assignee: LG DISPLAY CO., LTD.
    Inventor: Seung Tae Kim
  • Patent number: 9449704
    Abstract: A flash memory, a memory module, a computer-readable recording medium and an operating method are provided, which can perform a flexible setup by a flexible clock scheme. A NAND-type flash memory 100 of the invention includes: a memory array 110 having NAND-type memory cells, a controller 150 including a processor and a ROM/RAM, and a system clock generating circuit 200 configured to generate an internal system clock signal. The ROM/RAM is at least stored with setup commands for a setup of the flash memory, and the processor processes the setup commands based on the internal system clock signal during a setup period. The controller 150 further controls the system clock generating circuit 200, so that a frequency of the internal system clock signal becomes high speed during the setup period.
    Type: Grant
    Filed: April 17, 2015
    Date of Patent: September 20, 2016
    Assignee: Winbond Electronics Corp.
    Inventor: Hiroki Murakami
  • Patent number: 9443563
    Abstract: In a memory module including a memory cell array including memory cells arranged in matrix, each including a first transistor using an oxide semiconductor and a first capacitor; a reference cell including a p-channel third transistor, a second capacitor, and a second transistor using an oxide semiconductor; and a refresh timing detection circuit including a resistor and a comparator, wherein when a potential is supplied to the first capacitor through the first transistor, a potential is supplied to the second capacitor through the second transistor, wherein a drain current value of the third transistor is changed in accordance with the potential stored in the second capacitor, and wherein when the drain current value of the third transistor is higher than a given value, a refresh operation of the memory cell array and the reference cell are performed.
    Type: Grant
    Filed: April 3, 2015
    Date of Patent: September 13, 2016
    Assignee: Semiconductor Energy Laboratory Co., Ltd.
    Inventors: Tomoaki Atsumi, Yoshiya Takewaki
  • Patent number: 9424895
    Abstract: A semiconductor memory apparatus includes a write driver configured to transfer input data to a data storage region. The semiconductor memory apparatus may also include a sense amplifier configured to sense and amplify the data stored in the data storage region and output output data. Further, the semiconductor memory apparatus may also include an enable signal generation block configured to generate a write driver enable signal and a sense amplifier enable signal according to a comparison result of the input data and the output data.
    Type: Grant
    Filed: April 3, 2014
    Date of Patent: August 23, 2016
    Assignee: SK hynix Inc.
    Inventors: Seung Kyun Lim, Jung Mi Tak
  • Patent number: 9424954
    Abstract: A semiconductor package includes first and second slave chips stacked vertically; and a master chip connected to the first and second slave chips, each of the slave chips including, a plurality of memory blocks, and a redundancy block, and the master chip including, a fuse block configured to repair a defective memory block detected from the first slave chip and a defective memory block detected from the second slave chip by using the redundancy block of the first slave chip and the redundancy block of the second slave chip, respectively, and a block selection circuit configured to, connect the redundancy blocks of the first and second slave chips, one or more non-defective ones of the plurality of memory blocks of the first slave chip, and one or more non-defective ones of the plurality of memory blocks of the second slave chip to an input/output circuit.
    Type: Grant
    Filed: January 8, 2014
    Date of Patent: August 23, 2016
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Taek-Sung Kim, Sangbo Lee, SoonYong Hur
  • Patent number: 9424908
    Abstract: A storage device stores data in groups of memory cells using vectors corresponding to voltage code codewords, each codeword having k entries. Entries have values selected from a set of at least three entry values and 2n distinct inputs can be encoded into k-entry codewords for some n>k. A vector storage element comprising k cells can store an k electrical quantities (voltage, current, etc.) corresponding to a codeword. The voltage code is such that, for at least one position of a vector, there are at least three vectors having distinct entry values at that position and, for at least a subset of the possible codewords, the sum of the entry values over the positions of each vector is constant from vector to vector in that subset. The storage device might be an integrated circuit device, a discrete memory device, or a device having embedded memory.
    Type: Grant
    Filed: March 1, 2016
    Date of Patent: August 23, 2016
    Assignee: KANDOU LABS, S.A.
    Inventors: Harm Cronie, Amin Shokrollahi
  • Patent number: 9401224
    Abstract: A semiconductor memory device includes a plurality of data input/output pads configured to transmit and receive data to and from memory cells, an alert pad configured to output data error information while the data is transmitted and received, and a monitoring device configured to output the data error information to the alert pad in a first mode and to output monitoring information to the alert pad in a second mode.
    Type: Grant
    Filed: July 6, 2015
    Date of Patent: July 26, 2016
    Assignee: SK Hynix Inc.
    Inventor: Kie-Bong Ku
  • Patent number: 9396795
    Abstract: A storage device has a plurality of storage cells for storing data values. Control circuitry is provided to simultaneously couple at least two cells to at least one common signal line. Sensing circuitry is provided to sense a signal on the at least one common signal line, which indicates a result of a logical operation applied to the data values stored in each of the at least two storage cells. This allows logic operations such as AND, OR, XOR, etc. to be performed within a storage device so that it is not necessary to read out each data value independently and transfer each data value to a separate processing circuit in order to find the result of the logical operation. This helps to improve performance within a data processing apparatus having the storage device.
    Type: Grant
    Filed: December 30, 2014
    Date of Patent: July 19, 2016
    Assignee: The Regents of the University of Michigan
    Inventors: Supreet Jeloka, David Theodore Blaauw
  • Patent number: 9390805
    Abstract: A memory system is provided which includes a nonvolatile memory; and a controller configured to control the nonvolatile memory, wherein the controller comprises a voltage detector configured to detect a level of a power supply voltage; and wherein when a level of the power supply voltage is lower than a first threshold value, the controller issues a reset command to the nonvolatile memory and then performs a reset operation.
    Type: Grant
    Filed: January 24, 2014
    Date of Patent: July 12, 2016
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sungkyu Jo, Jinyub Lee
  • Patent number: 9384795
    Abstract: In an array that qualifies each row according to a valid/invalid state, each row may each include valid-gated read circuitry to conditionally block a read wordline from toggling unless the row stores a data word that has a valid state or a read force signal is asserted. Furthermore, in a write operation, each row may have valid-gated write circuitry that conditionally blocks a write wordline from toggling unless input data to be written to the row has a valid state or a write force signal is asserted. Moreover, output latch clocking may be blocked from toggling unless a row to be read stores a data word that has a valid state or the read force signal is asserted, and input latch clocking may also be blocked unless the input data to be written has a valid state or the write force signal is asserted.
    Type: Grant
    Filed: April 29, 2015
    Date of Patent: July 5, 2016
    Assignee: QUALCOMM Incorporated
    Inventors: David Paul Hoff, Jason Philip Martzloff, Robert Andrew Sweitzer
  • Patent number: 9384846
    Abstract: Disclosed are a semiconductor memory device, a memory system including the same, and an operating method thereof. The memory system includes: a semiconductor memory device including a plurality of memory chips; and a controller configured to measure a cell current of each of the plurality of memory chips, generate temperature compensation data corresponding to the measured cell current, and store the generated temperature compensation data in each of the plurality of memory chips.
    Type: Grant
    Filed: July 7, 2015
    Date of Patent: July 5, 2016
    Assignee: SK hynix Inc.
    Inventors: Keon Soo Shim, Bong Yeol Park
  • Patent number: 9373373
    Abstract: The invention may include a semiconductor apparatus comprising: a first die configured to latch and output external input data according to a strobe signal, to detect a valid pulse from among pulses of the strobe signal, and to generate a valid signal; and a second die configured to write data transmitted from the first die in response to the valid signal.
    Type: Grant
    Filed: December 8, 2014
    Date of Patent: June 21, 2016
    Assignee: SK hynix Inc.
    Inventor: Heat Bit Park
  • Patent number: 9357649
    Abstract: An embodiment is a memory card including a rectangular printed circuit card having a first side and a second side, a first length of between 151.35 and 161.5 millimeters, and first and second ends having a second length smaller than the first length. The memory card also includes a first plurality of pins on the first side extending along a first edge of the rectangular printed circuit card that extends along a length of the rectangular printed circuit card, a second plurality of pins on the second side extending on the first edge of the rectangular printed circuit card, and a positioning key having its center positioned on the first edge of the rectangular printed circuit card and located between 94.0 and 95.5 millimeters from the first end of the rectangular printed circuit card.
    Type: Grant
    Filed: May 8, 2012
    Date of Patent: May 31, 2016
    Assignee: INERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Sungjun Chun, Brian J. Connolly
  • Patent number: 9349428
    Abstract: A sense amplifier, a nonvolatile memory device including the sense amplifier and a sensing method of the sense amplifier are provided. The sense amplifier includes a first comparator that generates a first comparison signal by comparing a first reference signal received from a first reference cell with a sensing target signal received from the selected memory cell, and generates a second comparison signal by comparing the sensing target signal with a second reference signal received from a second reference cell written in different state from the first reference cell, and a second comparator that senses data stored in the selected memory cell by comparing the first comparison signal and the second comparison signal.
    Type: Grant
    Filed: October 15, 2014
    Date of Patent: May 24, 2016
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventor: Artur Antonyan