Strobe Patents (Class 365/193)
-
Publication number: 20110075497Abstract: A memory system and method uses stacked memory device dice coupled to each other and to a logic die. The logic die may include a timing correction system that is operable to control the timing at which the logic die receives signals, such as read data signals, from each of the memory device dice. The timing correction controls the timing of the read data or other signals by adjusting the timing of respective strobe signals, such as read strobe signals, that are applied to each of the memory device dice. The memory device dice may transmit read data to the memory device at a time determined by when it receives the respective strobe signals. The timing of each of the strobe signals is adjusted so that the read data or other signals from all of the memory device dice are received at the same time.Type: ApplicationFiled: December 6, 2010Publication date: March 31, 2011Applicant: Micron Technology, Inc.Inventors: PAUL A. LABERGE, Joseph M. Jeddeloh, James B. Johnson
-
Publication number: 20110075496Abstract: Memory controllers, memory devices and methods are provided in which test data is transmitted and signal parameters are varied. The transmitted test data is read, and based on a comparison between transmitted test data and read test data a transmitter impedance is adjusted.Type: ApplicationFiled: September 25, 2009Publication date: March 31, 2011Applicant: Infineon Technologies AGInventor: Christian Mueller
-
Publication number: 20110078370Abstract: Link initialization techniques to decouple the read training from the write training. Read training may be accomplished in a robust manner before write training is performed. These techniques may provide significantly improved link initialization times. A user-programmable register within a dynamic random access memory (DRAM) module may be utilized by the decoupled read training and write training processes. The decoupling may result in shorter and more robust training segments that may support faster training and/or increased link speeds.Type: ApplicationFiled: September 25, 2009Publication date: March 31, 2011Inventors: SANTANU CHAUDHURI, Klaus Ruff
-
Publication number: 20110075503Abstract: A main decoding circuit includes a shared column selection signal generating unit and a switching unit. The shared column selection signal generating unit receives a column decoding signal to generate a shared column selection signal. The switching unit selectively provides the shared column selection signal to one of a column selection line of a first memory bank and a column selection line of a second memory bank in response to a bank selection signal.Type: ApplicationFiled: December 31, 2009Publication date: March 31, 2011Applicant: Hynix Semiconductor Inc.Inventors: Seung Wook KWACK, Kae Dal KWACK
-
Patent number: 7916559Abstract: There is provided a semiconductor memory device including: a source strobe signal generating unit configured to generate a source strobe signal having a first or a second activation width corresponding to a normal mode and a bank grouping mode; a final strobe signal generating unit configured to, in the normal mode, expand the first activation width and generate a final strobe signal having the expanded first activation width, and in the bank grouping mode, maintain the second activation width and generate the final strobe signal having the second activation width; and a sense amplifying unit configured to sense, amplify and output data applied through a data line in response to the final strobe signal.Type: GrantFiled: November 7, 2008Date of Patent: March 29, 2011Assignee: Hynix Semiconductor Inc.Inventor: Do-Yun Lee
-
Patent number: 7916575Abstract: A memory, such as a flash memory, may receive a configuration bit from a memory controller to set the memory in one of two selectable modes. Thus, based on the way the memory controller operates, it can adapt the operation of the memory to suit the memory controller's techniques for entering synchronous burst read mode. In some embodiments, the bit may selectively enable the memory to assume one of two synchronous burst read modes which are based on different arrangements of CLK and ADV# signals.Type: GrantFiled: December 23, 2008Date of Patent: March 29, 2011Inventors: Emanuele Confalonieri, Daniele Balluchi, Chris Bueb, Graziano Mirichigni
-
Publication number: 20110069560Abstract: Embodiments of a data capture system and method may be used in a variety of devices, such as in memory controllers and memory devices. The data capture system and method may generate a first set of periodic signals and a second set of periodic signals that differs from the first set. Either the first set of periodic signals or the second set of periodic signals may be selected and used to generate a set of data capture signals. The selection of either the first set or the second set may be made on the basis of the number of serial data digits in a previously captured burst of data. The data capture signals may then be used to capture a burst of serial data digits.Type: ApplicationFiled: September 23, 2009Publication date: March 24, 2011Applicant: Micron Technology, Inc.Inventor: HUY VO
-
Publication number: 20110069561Abstract: The timing of output signals can be controlled by coupling a digital signal through a signal distribution tree having a plurality of branches extending from an input node to respective clock inputs of a plurality of latches. A phase interpolator is included in a signal path common to all of the branches, and a respective delay line is included in each of the branches. Each of the latches couples a signal applied to its data input to an output terminal responsive to a transition of the digital signal applied to its clock input. The delay lines are adjusted so that the latches are simultaneously clocked. The delay of the phase interpolator is adjusted so that the signals are coupled to the output terminals of the latches with a predetermined timing relationship relative to signals coupled to output terminals of a second signal distribution tree.Type: ApplicationFiled: November 30, 2010Publication date: March 24, 2011Applicant: Micron Technology, Inc.Inventor: Paul A. LaBerge
-
Patent number: 7911857Abstract: A memory controller, such as a memory controller for reading data received from a DDR SDRAM memory, may detect the beginning and end of a read cycle. The memory controller may include a preamble detection circuit to receive a strobe signal and output a first control signal indicating detection of a preamble window in the strobe signal that indicates a beginning of the read cycle, where the first control signal is delayed based on a selectable delay period applied to the first control signal. The memory controller may further include a first gate to, based on the first control signal, either output the strobe signal for reading of the data lines or block the strobe signal, and the control logic to set an amount of the selectable delay period for the preamble detection circuit.Type: GrantFiled: June 10, 2009Date of Patent: March 22, 2011Assignee: Juniper Networks, Inc.Inventors: Srinivas Venkataraman, Praveen Garapally
-
Patent number: 7911858Abstract: In a DDR memory controller, a clock control circuit is configured to output a clock signal selected from among a plurality of clock signals with different frequencies based on a frequency selection signal, to a DDR memory as an operation clock signal. A master DLL circuit is configured to receive one of the plurality of clock signals which has a maximum frequency as a reference clock signal to determine a delay code. A slave delay circuit is configured to delay a strobe signal from the DDR memory based on the determined delay code to generate an internal strobe signal for a data signal from the DDR memory.Type: GrantFiled: October 22, 2008Date of Patent: March 22, 2011Assignee: Renesas Electronics CorporationInventor: Kyosuke Sugishita
-
Publication number: 20110063925Abstract: To include a plurality of pad groups each including a first data I/O pad, a first power supply pad, a second data I/O pad, and a second power supply pad arranged in order in an X direction. The first data I/O pad is connected to a first data I/O buffer, and the second data I/O pad is connected to a second data I/O buffer. The first power supply pad supplies a first power supply potential to the first and second data I/O buffers, and the second power supply pad supplies a second power supply potential to the first and second data I/O buffers. The first data I/O pad included in each of the pad groups is adjacent to the second power supply pad included in other pad group or any one of a plurality of power supply pads not included in any one of the pad groups.Type: ApplicationFiled: September 10, 2010Publication date: March 17, 2011Applicant: Elpida Memory, Inc.Inventors: Yoshio Mizukane, Hiroki Fujisawa
-
Publication number: 20110063931Abstract: An input/output interface reads data from and writes data to a DDR memory. The interface includes data and strobe circuits. The strobe circuit includes preamble logic, a first counter operating with a strobe clock, a second counter operating with an ASIC-generated clock, a strobe park circuit and a first synchronizer. The preamble logic receives strobe signals from the DDR memory and generates a preamble signal. The first counter generates a first input of the strobe park circuit. The second counter generates a second input of the strobe park circuit. The strobe park circuit controllably replaces the strobe signals from the DDR memory with respective non-transitioning signals when data is not being read. The data circuit includes a FIFO buffer and a second synchronizer. The FIFO buffer receives data with the strobe clock. The second synchronizer generates a representation of the data in response to the ASIC-generated clock.Type: ApplicationFiled: September 11, 2009Publication date: March 17, 2011Applicant: Avago Technologies Enterprise IP (Singapore) Pte. Ltd.Inventors: David Linam, Benjamin P. Haugestuen, Scott T. Evans
-
Patent number: 7907471Abstract: A memory control circuit includes a clock generation circuit that generates a clock signal and provides the clock signal to an external memory device, and at least one retention circuit that retains a data signal provided from the external memory device only under a significant state of a data strobe signal, which is provided together with the data signal. The memory control circuit controls data acquisition from the retention circuit in accordance with the clock signal. A data acquisition timing judgment unit, by monitoring the clock signal, judges whether or not a timing of the data acquisition has arrived. A data strobe signal correction unit maintains the significant state of the data strobe signal until it is judged that the data acquisition timing has arrived.Type: GrantFiled: August 11, 2009Date of Patent: March 15, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Yoshihiro Murakami
-
Patent number: 7907472Abstract: A semiconductor integrated circuit (100) fetches read data from DDR-SDRAMs (110, 120) each operating in synchronization with a clock, and transfers the read data. The semiconductor integrated circuit (100) includes read buffers (104, 105) for fetching the read data from the DDR-SDRAMs (110, 120), and transferring the read data, latch timing control circuits (102, 103) for controlling respective latch timings with which the read buffers (104, 105) fetch the read data from the DDR-SDRAMs (110, 120) based on respective data strobe signals from the DDR-SDRAMs (110, 120), and a read timing control circuit (106) for controlling respective read timings with which the read buffers (104, 105) transfer the read data based on the latch timings of the latch timing control circuits (102, 103).Type: GrantFiled: August 24, 2007Date of Patent: March 15, 2011Assignee: Panasonic CorporationInventors: Satoshi Fukumoto, Toshiya Kogishi
-
Patent number: 7908507Abstract: To provide a data fetch circuit, which reliably cuts off transmission of a high impedance state of a data strobe signal even if a manufacture condition or an operation condition is changed, and a control method thereof. The data fetch circuit includes an RL measuring part 10 measuring a latency measurement value RLB from an input of a read instruction signal RD to a valid edge of a data strobe signal DQS and an RL count comparing part 30 outputting a BL count start signal BST giving an instruction of a cancel of the cut-off of the data strobe signal DQS after standing by during the time based on the latency measurement value RLB in accordance with an input of a delay read instruction signal RDD.Type: GrantFiled: September 5, 2007Date of Patent: March 15, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Kiyonori Ogura
-
Publication number: 20110058432Abstract: A semiconductor integrated circuit is provided that includes a first pad, a data storage and input/output block configured to store and output data by using a data strobe signal and a clock signal inputted through the first pad, and a timing compensation unit configured to delay the clock signal to generate the data strobe signal.Type: ApplicationFiled: December 29, 2009Publication date: March 10, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Ji Yeon YANG, Kwan Weon KIM
-
Publication number: 20110051531Abstract: A semiconductor memory device using system clock with a high frequency can maintain a constant operation margin even in the change of operation environments including voltage level, temperature, and process. The semiconductor memory device includes an output control signal generator configured to be responsive to a read pulse that is activated in response to a read command, to generate an odd number of first output source signals corresponding to a rising edge of a system clock and a even number of second output source signals corresponding to a falling edge of the system clock, and an output enable signal generator configured to generate a first rising enable signal and a falling enable signal on the basis of the first output source signal and generate a second rising enable signal on the basis of the second output source signal, according to column address strobe (CAS) latencies, the first rising enable signal being activated earlier than the second rising enable signal by a half cycle of the system clock.Type: ApplicationFiled: November 5, 2010Publication date: March 3, 2011Inventor: Hee-Jin BYUN
-
Publication number: 20110055509Abstract: Disclosed herein are embodiments of an asynchronous memory device that use internal delay elements to enable memory access pipelining. In one embodiment, the delay elements are responsive to an input load control signal, and are calibrated with reference to periodically received timing pulses. Different numbers of the delay elements are configured to produce different asynchronous delays and to strobe sequential pipeline elements of the memory device.Type: ApplicationFiled: November 9, 2010Publication date: March 3, 2011Inventors: Frederick A. Ware, Ely K. Tsern, Craig E. Hampel, Donald C. Stark
-
Publication number: 20110055671Abstract: An advanced memory having improved performance, reduced power and increased reliability. A memory device includes a memory array, a receiver for receiving a command and associated data, error control coding circuitry for performing error control checking on the received command, and data masking circuitry for preventing the associated data from being written to the memory array in response to the error control coding circuitry detecting an error in the received command. Another memory device includes a programmable preamble. Another memory device includes a fast exit self-refresh mode. Another memory device includes auto refresh function that is controlled by the characteristic device. Another memory device includes an auto refresh function that is controlled by a characteristic of the memory device.Type: ApplicationFiled: September 3, 2009Publication date: March 3, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kyu-Hyoun Kim, George L. Chiu, Paul W. Coteus, Daniel M. Dreps, Kevin C. Gower, Hillery C. Hunter, Charles A. Kilmer, Warren E. Maule
-
Patent number: 7898878Abstract: A data system component having a state machine circuit and receivers that utilize high and low threshold signals permits accurate detection of strobe signal pattern edges such as those for preamble, burst and post-amble conditions in the strobe signal. The state machine circuit may then be configured to set conditions associated with further circuit elements such as for power saving, data reception, on-die termination, etc. based on the conditions detected in the strobe signal to improve data or memory system performance. The components may be implemented as part of memory controllers and/or memory such as a dynamic random access memory and used in memory read and write operations.Type: GrantFiled: July 24, 2008Date of Patent: March 1, 2011Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Bret G. Stott
-
Publication number: 20110047319Abstract: A memory device controller having a write leveling mode of operation comprises: a clock generator that generates a periodic clock signal for transmission to a memory device; a data strobe generator that generates a data strobe signal for transmission to the memory device; and a control unit that generates command signals for transmission to the memory device, the controller, during operation in the write leveling mode, generating a command signal and a write leveling control signal for transmission to the memory device.Type: ApplicationFiled: September 15, 2009Publication date: February 24, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Young-Jin Jeon, Yang-Ki Kim
-
Patent number: 7889579Abstract: A data capture circuit includes strobes that track input data even when conditions arise that cause the differences in skew from interpreting data state ones and zeros. This is accomplished whether these skews arise from reference voltage variation, data pattern loading, power supply droop, process variations within the chip itself, or other causes. The differential input strobes of the data capture circuit are input into individual input buffers, each compared against a reference voltage individually, as well as a data input pin. The outputs from these buffers are maintained separate from each other all the way to the point where the input data is latched. In latching the input data, data ones are latched entirely based on input signals derived from a rising edge (both strobes and data), and zeros are latched entirely based on input signals derived from a falling edge (both strobes and data).Type: GrantFiled: January 28, 2008Date of Patent: February 15, 2011Assignee: ProMOS Technologies Pte. Ltd.Inventor: Jon Allan Faue
-
Patent number: 7889578Abstract: An arrangement of memory devices and a controller is based on an interface with a reduced pin count relative to a known memory device and controller arrangement. Facilitating the reduced pin count interface the reduction of multiple strobe signal to a single strobe signal. In addition, a packet header transmitted on the data bus followed by a payload, includes an encoded indication of the type of the payload. Aspects of the present application relate to providing a traditional memory device with external logic devices, where the logic devices handle the single strobe and the packet header, thereby permitting single strobe operation.Type: GrantFiled: October 17, 2007Date of Patent: February 15, 2011Assignee: MOSAID Technologies IncorporatedInventors: Roland Schuetz, Jin-Ki Kim
-
Patent number: 7889580Abstract: A memory system circuit and method therefor are disclosed. The circuit is adapted to detect a transition in a data timing signal from an indeterminate logic level to a selected one of a high logic level and a low logic level. The circuit includes a comparator having a first input, a second input and an output. The first and second inputs receive the data timing signal and a reference voltage respectively. The output changes logic levels in response to a change in polarity of a voltage difference between the voltage of the timing signal and the reference voltage. The reference voltage is sufficiently closer to the selected one of the logic levels as compared to the other of the logic levels so as to at least substantially prevent potential false positive detections.Type: GrantFiled: January 4, 2010Date of Patent: February 15, 2011Assignee: MOSAID Technologies IncorporatedInventors: Bruce Millar, Robert McKenzie
-
Patent number: 7885135Abstract: A semiconductor memory device that prevents a power noise generated at a data input/output pad in a read operation from affecting a data strobe signal pad. The semiconductor memory device includes first power supply voltage pads for a data output circuit, a first power mesh, and a second power supply voltage pad for a data strobe signal output circuit. The first power mesh connects first power supply voltage pads to one another. The second power supply voltage pad is electrically separated from the first power mesh.Type: GrantFiled: November 25, 2008Date of Patent: February 8, 2011Assignee: Hynix Semiconductor Inc.Inventors: Kang-Seol Lee, Seok-Cheol Yoon
-
Patent number: 7885127Abstract: A semiconductor memory device includes a reference strobe signal generator configured to generate a reference strobe signal having a reference pulse width in response to a bank information signal and a column command signal, and a main strobe signal generator configured to generate a main strobe signal by controlling the reference pulse width in response to the reference strobe signal and a bank grouping signal that is activated in a bank grouping mode where columns are continuously accessed in a plurality of logically grouped banks.Type: GrantFiled: December 3, 2008Date of Patent: February 8, 2011Assignee: Hynix Semiconductor Inc.Inventor: Mun Phil Park
-
Publication number: 20110026337Abstract: A circuit includes a data input/output unit configured to connect to a first memory bank and a second memory bank. The data input/output unit includes a data switching unit configured to be selectively coupled with the first or second memory bank in response to a bank selection signal, and an input/output driver configured to amplify an output of the data switching unit and transfer the amplified output to a global data line during the read operation, and configured to amplify data from the global data line and transfer the amplified data to the data switching unit during the write operation.Type: ApplicationFiled: December 22, 2009Publication date: February 3, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Seung Wook KWACK
-
Publication number: 20110026343Abstract: An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for selecting between a test mode and a normal operating mode and provides an output signal. A delay magnitude generator is coupled to the signal multiplier to receive the multiplied clock signal and provides a second clock signal and a phase control signal. A plurality of digitally controlled delay line blocks are used for each receiving the second clock signal and the phase control signal and outputting a phase shifted data strobe output signal in response to receiving an internal data strobe input signal. A second multiplexer selects one of the internal data strobe input signals and a third multiplexer selects the phase shifted data strobe output signal that corresponds to the selected internal data strobe input signal.Type: ApplicationFiled: October 13, 2010Publication date: February 3, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: James Michael Jarboe, JR., Sukanta Kishore Panigrahi, Vinay Agrawal, Neeraj P. Nayak
-
Patent number: 7881132Abstract: A semiconductor memory device includes a delay locked loop to generate a delay control signal corresponding to a detected phase difference between reference and feedback clock signals, a delay locked loop (DLL) clock signal, and the feedback clock signal. The memory device further includes a delay time measurement device to measure a first degree of delay between the reference and feedback clock signals and output a delay measurement value, and an output enable signal generation device to delay read command information synchronized with an external clock signal by a second degree of delay between the reference and DLL clock signals. The output enable signal generation device generates the read command information as final output enable signal by synchronizing the read command information with the DLL clock signal according to the delay measurement value and column address strobe (CAS) latency information.Type: GrantFiled: December 30, 2008Date of Patent: February 1, 2011Assignee: Hynix Semiconductor Inc.Inventor: Beom-Ju Shin
-
Publication number: 20110019489Abstract: An apparatus for data strobe and timing variation detection of an SDRAM interface includes a differential-signal to single-end signal converter, a first phase delay circuit, a data latch circuit. The differential-signal to single-end signal converter receives a differential data strobe signal from the SDRAM interface and converts the signal into a single-end data strobe signal. The first phase delay circuit is connected to the differential-signal to single-end signal converter to delay the phase of the single-end data strobe signal for producing a delayed data strobe signal. The data latch circuit is connected to the phase delay circuit to latch synchronous data from the SDRAM interface according to the delayed single-end data strobe signal.Type: ApplicationFiled: January 21, 2010Publication date: January 27, 2011Applicant: Sunplus Technology Co., Ltd.Inventors: Ming-Chuan Huang, Chien-Piao Lan, Chia Hao Lee
-
Patent number: 7876629Abstract: A memory control method for adjusting sampling points utilized by a memory control circuit receiving a data signal and an original data strobe signal of a memory includes: utilizing at least one delay unit to provide a plurality of sampling points according to the original data strobe signal; sampling according to the data signal by utilizing the plurality of sampling points; and analyzing sampling results to dynamically determine a delay amount for delaying the original data strobe signal, whereby a sampling point corresponding to the delayed data strobe signal is kept centered at data carried by the data signal.Type: GrantFiled: August 8, 2007Date of Patent: January 25, 2011Assignee: Mediatek Inc.Inventor: Jui-Hsing Tseng
-
Patent number: 7876594Abstract: Interface circuitry in communication with at least one non-volatile resistivity-sensitive memory is disclosed. The memory includes a plurality of non-volatile memory elements that may have two-terminals, are operative to store data as a plurality of conductivity profiles that can be determined by applying a read voltage across the memory element, and retain stored data in the absence of power. A plurality of the memory elements can be arranged in a cross-point array configuration. The interface circuitry electrically communicates with a system configured for memory types, such as HDD, DRAM, SRAM, and FLASH, for example, and is operative to communicate with the non-volatile resistivity-sensitive memory to emulate one or more of those memory types. The interface circuitry can be fabricated in a logic plane on a substrate with at least one non-volatile resistivity-sensitive memory vertically positioned over the logic plane.Type: GrantFiled: September 16, 2009Date of Patent: January 25, 2011Inventor: Robert Norman
-
Patent number: 7876630Abstract: Circuits, methods, and apparatus that isolate an input register from spurious transitions on a DQS signal. One example receives an enable signal from a core. A logic circuit, which may be referred to as a one-half period circuit, shortens enable pulses at their front end by one-half a period. The shortened enable signal is passed to a storage element such as a register. Active pulses of the shortened enable signal clear the register, which provides a control signal closing a switch, such as an AND gate. The switch passes the DQS signal to the input register when closed and isolates the input register from the DQS signal when open. The shortened enable signal prevents the switch from opening early and passing spurious transitions on the DQS signal, for example during back-to-back non-consecutive read cycles.Type: GrantFiled: November 6, 2007Date of Patent: January 25, 2011Assignee: Altera CorporationInventors: Philip Clarke, Andrew Bellis, Yan Chong, Joseph Huang, Michael H. M. Chu
-
Patent number: 7872937Abstract: A data driver includes a first latch (322), an extension logic circuit (324), and a second latch (330). The first latch (322) has an input for receiving an input data signal, a clock input for receiving a first clock signal, and an output. The extension logic circuit (324) has an input coupled to the output of the first latch (322), a control input for receiving a control signal, and an output. The extension logic circuit (324) selectively delays the output of the first latch (322) in response to the control signal. The second latch (330) has an input coupled to the output of the extension logic circuit (324), a clock input for receiving a second clock signal, and an output for providing an output data signal.Type: GrantFiled: March 31, 2008Date of Patent: January 18, 2011Inventors: Shawn Searles, Faisal A. Syed, Nicholas T. Humphries
-
Patent number: 7872928Abstract: A write control signal generation circuit includes a delay/comparison/transmission block that outputs one of a delayed write command signal and a write command signal according to a test mode signal, and a control signal generation unit that generates a write control signal by delaying the output of the delay/comparison/transmission block corresponding to a variable amount of delay.Type: GrantFiled: December 20, 2007Date of Patent: January 18, 2011Assignee: Hynix Semiconductor Inc.Inventor: Jung Hoon Park
-
Publication number: 20110007585Abstract: A method for generating a read enable signal which is for controlling reading of a pair of data strobe signals and a data signal in a memory system is provided. The method comprises: detecting whether the pair of data strobe signals are both high or low; and generating the read enable signal if the pair of data strobe signals are detected being both high or low. Because the read enable signal is generated using the pair of strobe signals, DLL can be turned off, thus the power consumption of the memory system can be reduced. In addition, the read enable signal is self-aligned with a certain point of the pair of strobe signals, this may enhance precision of the transmission of the pair of strobe signals and the data signal.Type: ApplicationFiled: August 20, 2009Publication date: January 13, 2011Inventors: Gang Shan, Larry Wu
-
Publication number: 20110007586Abstract: A memory interface control circuit includes an input/output circuit 10 which transmits and receives a data strobe signal DQS to and from a memory, a read control circuit 20 which determines that the data strobe signal DQS associated with a memory read, received from the input/output circuit has repeated a predetermined number of times of transitions based on information on the number of data reads and sets a mask signal MS to a mask state, and a write control circuit 30 which controls a transmission timing of outputting the data strobe signal DQS associated with a memory write from the input/output circuit 10 based on a temporal positional relationship between a data strobe output request signal DQOEN associated with the memory write and the mask signal MS.Type: ApplicationFiled: June 28, 2010Publication date: January 13, 2011Inventor: Hidemi NAKASHIMA
-
Publication number: 20110007576Abstract: Provided is a synchronous dynamic random access memory (DRAM) semiconductor device including multiple output buffers, a strobe control unit and multiple strobe buffers. Each of the output buffers is configured to output one bit of data. The strobe control unit is configured to output multiple strobe control signals in response to an externally input signal. The strobe buffers are connected to the output buffers and the strobe control unit, and each of the strobe buffers is configured to output at least one strobe signal. At least some of the strobe buffers are activated in response to the strobe control signals, and the output buffers are activated in response to the strobe signals output by the activated strobe buffers.Type: ApplicationFiled: February 9, 2010Publication date: January 13, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Sang-kyu Kang, Ho-cheol Lee, Chi-sung Oh
-
Patent number: 7869286Abstract: The semiconductor memory device includes a data input/output unit configured to input data synchronously with a data clock and to output the data to a memory cell in response to an output strobe signal; and an output strobe signal generation unit configured to output the output strobe signal, wherein the output strobe signal is synchronized with a system clock in response to a write command regardless of whether the semiconductor memory device is in a write training mode.Type: GrantFiled: December 30, 2008Date of Patent: January 11, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jung-Hoon Park, Young-Ho Jung
-
Patent number: 7869288Abstract: An output enable signal generating circuit for a semiconductor memory apparatus includes an output control unit configured to receive CAS latency information and to generate an output control signal having enable timing according to a DLL on/off mode, and an output enable signal output unit configured to receive the output control signal and to output an output enable signal in response to a read command and a DLL clock signal.Type: GrantFiled: July 29, 2008Date of Patent: January 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Hyeng-Ouk Lee
-
Patent number: 7868650Abstract: A termination control circuit for a global input/output line includes a speed determination unit configured to output a termination enable signal which is activated in response to a frequency of an external clock signal and CAS latency information; and a pulse generation unit configured to output a driving signal for driving a termination circuit for the global input/output line in response to a termination control signal and the termination enable signal.Type: GrantFiled: June 29, 2009Date of Patent: January 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Ki Up Kim
-
Patent number: 7869287Abstract: A receive circuit (320) includes a DLL core (510), a latch (326), and a DLL control circuit (520). The DLL core (510) has a first input for receiving a DLL clock signal, a second input for receiving a delay line select signal, and an output for providing a delayed data strobe signal. The latch (326) has a signal input for receiving an external data signal, a control input coupled to the output of the DLL core (510), and an output for providing an internal data signal. The DLL control circuit (520) provides the DLL clock signal to the first input of the DLL core (510) responsive to a memory data strobe signal while the receive circuit is in a first mode, and provides the DLL clock signal to the first input of the DLL core (510) responsive to a processor clock signal while the receive circuit (320) is in a second mode.Type: GrantFiled: March 31, 2008Date of Patent: January 11, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Shawn Searles, Faisal A. Syed, Nicholas T. Humphries
-
Publication number: 20110002179Abstract: A semiconductor memory device includes first and second write driving blocks to perform a data write operation on first and second memory banks in response to first and second bank strobe signals, respectively, and a common input driving block to transmit data to the first and second write driving blocks through a common data line in response to access information of the first and second memory banks.Type: ApplicationFiled: November 9, 2009Publication date: January 6, 2011Inventors: Kwi-Dong Kim, Mun-Phil Park, Sung-Ho Kim
-
Publication number: 20110002180Abstract: A circuit for generating a data strobe signal includes: a control signal generation unit configured to generate a strobe control signal defining an activation time period where a first data strobe signal and a second data strobe signal, which is an inverted signal of the first data strobe signal, are toggled; and a strobe signal output unit configured to output the first and second data strobe signals as a final strobe signal in the activation time period where the strobe control signal is activated.Type: ApplicationFiled: November 9, 2009Publication date: January 6, 2011Inventors: Choung-Ki SONG, Sang-Sie Yoon
-
Patent number: 7865661Abstract: A memory interface subsystem including a write logic and a read logic. The write logic may be configured to communicate data from a memory controller to a memory. The read logic may be configured to communicate data from the memory to the memory controller. The read logic may comprise a plurality of physical read datapaths. Each of the physical read datapaths may be configured to receive (i) a respective portion of read data signals from the memory, (ii) a respective read data strobe signal associated with the respective portion of the received read data signals, (iii) a gating signal, (iv) a base delay signal and (v) an offset delay signal.Type: GrantFiled: October 13, 2008Date of Patent: January 4, 2011Assignee: LSI CorporationInventors: Derrick Sai-Tang Butt, Cheng-Gang Kong, Terence J. Magee
-
Patent number: 7864626Abstract: An interface circuit includes a delay circuit that generates a delay signal obtained by delaying a data strobe signal, a first logical circuit that performs a logical operation of on the data strobe signal and the delay signal, and outputs an operation result as a first strobe signal, a second logical circuit that receives the first strobe signal and generates a second strobe signal that is complementary to the first strobe signal; a first latch circuit that latches a data signal based on the first strobe signal, and a second latch circuit that latches the data signal based on the second strobe signal.Type: GrantFiled: March 28, 2008Date of Patent: January 4, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Susumu Fujiwara
-
Publication number: 20100329040Abstract: A data alignment circuit of a semiconductor memory apparatus includes: a data strobe clock phase control block configured to control a phase of a data strobe clock signal in response to a strobe delay code and generate a delayed strobe clock signal; a plurality of data phase control blocks configured to control phases of input data in response to data delay codes and generate delayed data; a plurality of data alignment blocks configured to latch the delayed data in response to the delayed strobe clock signal and generate latched data and aligned data; and a delay code generation block configured to perform an operation of determining phases of the latched data and generate the strobe delay code and the data delay codes.Type: ApplicationFiled: December 29, 2009Publication date: December 30, 2010Applicants: HYNIX SEMICONDUCTOR INC., INDUSTRY-UNIVERSITY COOPERATION FOUNDATION, HANYANG UNIVERSITYInventors: Chun Seok JEONG, Kee Teok PARK, Chang Sik YOO, Jang Woo LEE, Hong Jung KIM
-
Publication number: 20100322021Abstract: A semiconductor memory device is disclosed. The semiconductor device includes a memory cell array, a clock signal generator configured to receive an external clock signal from the outside of the memory device and output an internal clock signal, and a data output unit configured to receive an internal data signal from the memory cell array and output a read data signal in response to the internal clock signal. The semiconductor memory device also includes a read data strobe unit configured to output a read data strobe signal having a cycle time of n times (n is an integer equal to or more than 2) a cycle time of the internal clock signal, based on the internal clock signal.Type: ApplicationFiled: May 26, 2010Publication date: December 23, 2010Inventors: Ho-Young Kim, Ho-Cheol Lee, Jung-Bae Lee
-
Publication number: 20100315891Abstract: A dual data rate (DDR) memory controller and method are provided. The method includes: receiving a first data strobe at a first terminal from a first memory having a first rank; receiving a first data signal at a second terminal from the first memory having the first rank; calibrating the first data signal with the first data strobe to produce a first calibration value; receiving a second data strobe at the first terminal from a second memory having a second rank; receiving a second data signal at the second terminal from the second memory having the second rank; calibrating the second data signal with the second data strobe to produce a second calibration value; determining a final calibration value using the first and second calibration values; and using the final calibration value to time the first data signal and the second data signal during a read operation of the memories.Type: ApplicationFiled: June 11, 2009Publication date: December 16, 2010Inventor: James A. Welker
-
Patent number: RE42202Abstract: Provided is a circuit for controlling a data bus connecting a bitline sense amplifier to a data sense amplifier in accordance with a variation of an operating frequency of a memory device, being comprised of a pulse width adjusting circuit for varying a pulse width of an input signal in accordance with the operating frequency of the memory device after receiving the input signal, a signal transmission circuit for buffing a signal outputted from the pulse width adjusting circuit, and an output circuit for outputting a first signal to control the data bus in response to a signal outputted from the signal transmission circuit.Type: GrantFiled: November 28, 2008Date of Patent: March 8, 2011Assignee: Hynix Semiconductor Inc.Inventors: Ji Hyun Kim, Young Jun Nam