Strobe Patents (Class 365/193)
-
Publication number: 20120213020Abstract: A memory component having a first and second interface. The first interface is provided to sample address information in response to a first clock signal. The first interface includes inputs to sample at least two bits of the address information in succession during a clock cycle of the first clock signal. The second interface is provided to sample data in response to a second clock signal, having a frequency that is at least twice the frequency of the first clock signal. The second interface includes inputs to sample at least two bits of data in succession during a clock cycle of the second clock signal.Type: ApplicationFiled: May 2, 2012Publication date: August 23, 2012Inventors: Frederick A. Ware, Ely K. Tsern, Richard E. Perego, Craig E. Hampel
-
Publication number: 20120213012Abstract: A strobe signal is received in a device and execution of an operation in the device is delayed when the strobe signal includes a preamble. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: April 30, 2012Publication date: August 23, 2012Inventors: James Brian Johnson, Paul A. LaBerge, Jake Klier
-
Patent number: 8248869Abstract: A configurable memory map interface coupled to a circuit element having input/output ports is disclosed. The configurable memory map interface comprises an input coupled to receive an address enabling reading from or writing to the circuit element; a memory storing enable signal parameters, the enable signal parameters controlling timing of enable signals for the reading from or the writing to the circuit element; and an enable signal generator generating the enable signals enabling the reading from or the writing to the circuit element based upon the enable signal parameters stored in the memory. A method of implementing a configurable memory map interface is also disclosed.Type: GrantFiled: October 16, 2009Date of Patent: August 21, 2012Assignee: Xilinx, Inc.Inventors: Chi Bun Chan, Jingzhao Ou
-
Patent number: 8248870Abstract: According to one embodiment, a combination is comprised of a plurality of sense amps, each having an input for receiving a clock signal. A data bus is for receiving data from the plurality of sense amps in response to a clock signal being input to the plurality of sense amps. A tracking circuit is responsive to the clock signal for producing a control signal. A plurality of latches is responsive to the control signal for latching data from the bus. The control signal has a delay that is equal to the time needed for a last data bit to arrive at the plurality of latches. That delay may be equal to a delay associated with inputting the clock signal to a last one of the plurality of sense amps, plus a delay of the last sense amp, plus a delay of the data bus. That amount of delay may be achieved in a number of ways which combines electrical delay with delay inherently associated with the tracking circuit's location.Type: GrantFiled: January 8, 2010Date of Patent: August 21, 2012Assignee: Micron Technology, Inc.Inventors: Simon J. Lovett, Dean Gans
-
Patent number: 8243534Abstract: To provide a semiconductor device including a skew detecting circuit activated in a write leveling mode, and an ODT control circuit that activates a terminating resistance circuit connected to a data strobe terminal by using an ODT signal. The ODT control circuit selects a first resistance mode when a dynamic ODT is in an unused state in the write leveling mode, and selects a second resistance mode when the dynamic ODT is in a used state in the write leveling mode. With this configuration, a resistance in a used state of the dynamic ODT and that in an unused state of the dynamic ODT can be reproduced in an actual write operation. Consequently, a more accurate write leveling operation can be performed.Type: GrantFiled: February 16, 2010Date of Patent: August 14, 2012Assignee: Elpida Memory, Inc.Inventor: Hiroki Fujisawa
-
Patent number: 8243484Abstract: A memory system comprises a circuit board 40 including N data signal lines 60, 65 and at least two strobe signal lines 70, 75, and first and second memory devices 50, 55 secured to opposing surfaces 40a, 40b of the circuit board. Each memory device is coupled to a portion of the N data signal lines and to a portion of the at least two strobe signal lines such that the devices do not share any of the N data signal lines and such that the devices do not share any of the strobe signal lines. The memory system further includes a controller 45 to communicate in parallel with the first and second memory devices through the N data signal lines and the at least two strobe signal lines.Type: GrantFiled: March 27, 2008Date of Patent: August 14, 2012Assignee: Rambus Inc.Inventors: Jade M. Kizer, Yoshihito Koya, Frederick A. Ware
-
Publication number: 20120201089Abstract: An integrated circuit device comprises an interface to transmit a first code, a strobe signal after a delay and data to a dynamic random access memory (DRAM). The first code indicates that data is to be written to the DRAM. The first code is registered by the DRAM on one or more edges of an external clock signal received by the DRAM. The strobe signal specifies one or more discrete points in time synchronous with the external clock signal at which the data is registered by the DRAM.Type: ApplicationFiled: April 19, 2012Publication date: August 9, 2012Applicant: RAMBUS INC.Inventors: Richard Maurice Barth, Frederick Abbott Ware, John Bradly Dillon, Donald Charles Stark, Craig Edward Hampel, Matthew Murdy Griffin
-
Publication number: 20120201088Abstract: A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing various functionality (e.g. power management, simulation/emulation, etc.).Type: ApplicationFiled: February 6, 2012Publication date: August 9, 2012Applicant: GOOGLE INC.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Publication number: 20120201087Abstract: A laminated wiring board includes a plurality of wiring layers that are stacked with the intermediary of an insulating layer between the layers and have a four-layer wiring unit obtained by disposing a power supply layer, a ground layer, a first signal wiring layer, and a second signal wiring layer sequentially from one side to the other side of a layer stacking direction with the intermediary of an insulating layer between the layers. One of the first signal wiring layer and the second signal wiring layer includes a data signal line and the other includes a clock signal line. The data signal line and the clock signal line are so disposed as to be prevented from overlapping with each other in a view perpendicular to the layer stacking direction at least at a place where both lines are disposed as parallel lines.Type: ApplicationFiled: January 13, 2012Publication date: August 9, 2012Applicant: Sony CorporationInventors: Satoshi Mizuno, Masafumi Oyama, Akira Arahata
-
Patent number: 8238133Abstract: A semiconductor device includes a selection circuit for selecting a specific pad of a semiconductor memory. The semiconductor device is configured to produce a signal determined by a pin array by the selection circuit.Type: GrantFiled: May 25, 2010Date of Patent: August 7, 2012Assignee: Elpida Memory, Inc.Inventors: Shingo Tajima, Hiromasa Takeda, Shotaro Kobayashi
-
Patent number: 8238175Abstract: To provide a semiconductor device including a skew detecting circuit activated in a write leveling mode, and an ODT control circuit that activates a terminating resistance circuit connected to a data strobe terminal by using an ODT signal. The ODT control circuit includes counters that delay the ODT signal, activates the terminating resistance circuit by using the ODT signal having passed the counters in a normal operation mode, and activates the terminating resistance circuit by using the ODT signal having bypassed the counters in the write leveling mode. With this configuration, in the write leveling mode, a write leveling operation can be performed quickly without waiting for latency of the ODT signal.Type: GrantFiled: February 16, 2010Date of Patent: August 7, 2012Assignee: Elpida Memory, Inc.Inventor: Hiroki Fujisawa
-
Patent number: 8238189Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for a common memory device for variable device width and scalable pre-fetch and page size. In some embodiments, a common memory device (such as a DRAM) can operate in any of a number of modes including, for example, a ×4 mode, a ×8 mode, and a ×16 mode. The page size provided by the DRAM may vary depending on the mode of the DRAM. In some embodiments, the amount of data pre-fetched by the DRAM also varies depending on the mode of the DRAM.Type: GrantFiled: April 28, 2011Date of Patent: August 7, 2012Assignee: Intel CorporationInventors: Kuljit S. Bains, John Halbert
-
Publication number: 20120195089Abstract: A semiconductor memory chip includes a first pad unit configured to receive a first data and a first strobe signal, and a first selection transfer unit configured to transfer the first data and the first strobe signal to a first write path circuit in a first mode, and transfer the first data and the first strobe signal to a second write path circuit in a swap mode.Type: ApplicationFiled: September 23, 2011Publication date: August 2, 2012Applicant: Hynix Semiconductor Inc.Inventors: Bok Rim KO, Kwang Soon Kim
-
Publication number: 20120195141Abstract: A system and method for interfacing a memory controller and a source synchronous memory utilizing a generic low power strobe. A set of double rate (2×) strobes can be generated by gating a continuous double rate clock in order to enable the set of double rate strobes only for duration of a data transfer from controller to the memory. The data and control from a SDR continuous single rate (1×) clock domain with respect to the memory controller can be moved to a set of double rate clock domain by sampling with the set of double rate strobes. The phase of the set of double rate strobes can be shifted in relation to the continuous single rate clock and a phase relationship of the generated synchronous signals to the memory can be dynamically switched by changing the phase of the set of double rate strobes. The set of double rate clock domain enables each bit-slice to be independently programmed to generate an output to the memory at each phase relative to the controller single rate clock.Type: ApplicationFiled: January 28, 2011Publication date: August 2, 2012Inventors: Terence J. Magee, Cheng-Gang Kong
-
Publication number: 20120194248Abstract: A non-linear common coarse delay system and method for delaying a data strobe in order to preserve fine delay accuracy and compensate PVT (Process, Voltage, and Temperature) variation effects. A common coarse delay and a fine delay can be initialized to a quarter-cycle delay for shifting a read output DQS (Data Queue Strobe) associated with a memory device in order to sample a read output DQ (Data Queue) within a physical layer. The fine delay can be programmed from minimum to maximum delay with fixed linear increments at each delay step in order to determine the resolution and accuracy of the delay. An optimum delay size of both the coarse and the fine delay can be determined based on an application slowest frequency of operation. A spare coarse delay and a functional coarse delay can be trained in association with a spare fine delay and the functional fine delay can be updated in order to monitor the process, voltage, and temperature variation effects.Type: ApplicationFiled: January 28, 2011Publication date: August 2, 2012Inventors: Terence J. Magee, Christopher D. Paulson, Cheng-Gang Kong
-
Patent number: 8233336Abstract: Memory controllers, memory devices and methods are provided in which test data is transmitted and signal parameters are varied. The transmitted test data is read, and based on a comparison between transmitted test data and read test data a transmitter impedance is adjusted.Type: GrantFiled: September 25, 2009Date of Patent: July 31, 2012Assignee: Infineon Technologies AGInventor: Christian Mueller
-
Publication number: 20120188834Abstract: A semiconductor memory device is disclosed. The semiconductor device includes a memory cell array, a clock signal generator configured to receive an external clock signal from the outside of the memory device and output an internal clock signal, and a data output unit configured to receive an internal data signal from the memory cell array and output a read data signal in response to the internal clock signal. The semiconductor memory device also includes a read data strobe unit configured to output a read data strobe signal having a cycle time of n times (n is an integer equal to or more than 2) a cycle time of the internal clock signal, based on the internal clock signal.Type: ApplicationFiled: April 6, 2012Publication date: July 26, 2012Inventors: Ho-Young Kim, Ho-Cheol Lee, Jung-Bae Lee
-
Publication number: 20120188828Abstract: Embodiments of a data capture system and method may be used in a variety of devices, such as in memory controllers and memory devices. The data capture system and method may generate a first set of periodic signals and a second set of periodic signals that differs from the first set. Either the first set of periodic signals or the second set of periodic signals may be selected and used to generate a set of data capture signals. The selection of either the first set or the second set may be made on the basis of the number of serial data digits in a previously captured burst of data. The data capture signals may then be used to capture a burst of serial data digits.Type: ApplicationFiled: April 3, 2012Publication date: July 26, 2012Applicant: Micron Technology, Inc.Inventor: Huy Vo
-
Publication number: 20120188827Abstract: A burst order control circuit includes a signal transmitting unit transmitting a second address as first and second signals in response to a mode signal and a first address, a signal delay unit delaying a read command, the first signal, and the second signal to generate a delayed read command, a first delayed signal, and a second delayed signal, a signal generating unit configured to generate a burst signal in response to the first address and generate first and second transmission signals in response to the delayed read command and the first and second delayed signals, and an output unit sorting and outputting a plurality of data in response to the burst signal, the first transmission signal, and the second transmission signal.Type: ApplicationFiled: May 26, 2011Publication date: July 26, 2012Inventor: Dong-Uk LEE
-
TIMING ADJUSTMENT CIRCUIT FOR A MEMORY INTERFACE AND METHOD OF ADJUSTING TIMING FOR MEMORY INTERFACE
Publication number: 20120188833Abstract: According to one embodiment, a timing adjustment circuit for a memory interface is presented. The circuit is provided with a gate circuit, an original gate signal generation circuit, a high impedance prevention unit, an impedance control unit and a gate leveling circuit. The gate circuit performs gating of a data strobe signal outputted from a memory. The original gate signal generation circuit generates an original gate signal based on information of a read latency and a burst length. The high impedance prevention unit to prevent the data strobe signal from being in a high impedance state. The impedance control unit controls execution and release of operation of the high impedance prevention unit. The gate leveling circuit outputs a timing adjusted gate signal to the gate circuit based on the original gate signal and the data strobe signal.Type: ApplicationFiled: September 19, 2011Publication date: July 26, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yosuke Yamahara, Satoshi Ota, Shigehiro Tsuchiya, Hideaki Kito, Hiroaki Iijima -
Patent number: 8228747Abstract: Provided is a delay adjustment device that contributes to downsizing the circuit that adjusts a flight time. The delay adjustment device is connected to a memory, and adjusts a timing to retrieve data with a data signal and a data strobe signal output from the memory. The delay adjustment device includes a data retrieve unit that receives the data signal and the data strobe signal, and outputs a data value of the data signal in accordance with the data strobe signal; and a control unit that issues a read command to the memory, calculates a flight time, and controls a valid period of the data strobe signal based on the flight time.Type: GrantFiled: November 2, 2009Date of Patent: July 24, 2012Assignee: Renesas Electronics CorporationInventor: Satoshi Onishi
-
Patent number: 8223562Abstract: Dual I/O data read is performed in an integrated circuit which includes a serial peripheral interface memory device. In one example, a second page read address is transmitted to the memory device using a first input pin and a second input pin concurrently, while transferring data from the memory device associated with a first page read address using a first output pin and a second output pin concurrently. The first page read address is associated with a first location in the memory device and the second page read address is associated with a second location in the memory device.Type: GrantFiled: October 26, 2011Date of Patent: July 17, 2012Assignee: Macronix International Co. Ltd.Inventors: Chun-Hsiung Hung, Kuen-Long Chang, Chia-He Liu
-
Publication number: 20120176850Abstract: Column address strobe write latency (CWL) calibration including a method for calibrating a memory system. The method includes entering a test mode at a memory device and measuring a CWL at the memory device. A difference between the measured CWL and a programmed CWL is calculated. The calculated difference is transmitted to a memory controller that uses the calculated difference for adjusting a timing delay to match the measured CWL.Type: ApplicationFiled: January 6, 2011Publication date: July 12, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lydia M. Do, William M. Zevin
-
Publication number: 20120170389Abstract: A memory controller for strobe-based memory systems is disclosed. The memory controller comprises a circuit to generate a control signal having a predetermined timing relationship with respect to a first clock signal, a circuit to receive the control signal, and a receiver to sample the read data in response to the qualified read strobe signal. The receiving circuit comprises an input to receive an external read strobe signal transmitted by a semiconductor memory device, circuitry to synchronize the control signal and the received read strobe signal to have a common timing relationship with respect to each other, and circuitry to gate the read strobe signal based on the synchronized control signal.Type: ApplicationFiled: March 9, 2012Publication date: July 5, 2012Inventors: Jade M. Kizer, Sivakumar Doraiswamy, Benedict Lau
-
Publication number: 20120170385Abstract: An output driver comprises a pull-up circuit that pulls up an output node to a supply voltage in N successive intervals in response to N pull-up control signals having different phases and a pull-down circuit that pulls down the output node to a ground voltage in M successive intervals in response to M pull-down control signals having different phases.Type: ApplicationFiled: January 3, 2012Publication date: July 5, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Kyung Hoi Koo
-
Publication number: 20120170382Abstract: A semiconductor memory device includes a plurality of banks, each including a plurality of first memory cells and a plurality of second memory cells, a first input/output unit configured to transfer first data between the first memory cells and a plurality of first data pads, a second input/output unit configured to transfer second data between the second memory cells and a plurality of second data pads, a path selection unit configured to transfer the first data which are input through the first data pads, to both the first and second memory cells, during a test mode, and a test mode control unit configured to compare the first data of the first and second memory cells, and to control the first data pads to denote a fail status based on a comparison result, during the test mode.Type: ApplicationFiled: December 30, 2010Publication date: July 5, 2012Inventors: Chang-Ho Do, Bok-Moon Kang, Tae-Hyung Jung
-
Patent number: 8213245Abstract: A semiconductor memory device includes data transmission devices for transmit data in synchronization with each other. The semiconductor memory device includes a plurality of data transferring unit, a first control unit, a multiplexing unit, and a second control unit. The plurality of data transferring unit transfers data to a plurality of global lines. The first control unit controls the plurality of data transferring unit in response to a column select signal to select a column of a memory cell. The multiplexing unit multiplexes the data transferred to the plurality of global lines. The second control unit controls the multiplexing unit, wherein the second control unit synchronizes the column select signal with a column address signal having a column address information of the memory cell.Type: GrantFiled: December 17, 2009Date of Patent: July 3, 2012Assignee: Hynix Semiconductor, Inc.Inventor: Kwang-Hyun Kim
-
Patent number: 8213244Abstract: An address strobe latches a first address. A burst cycle increments the address internally with additional address strobes. A new memory address is only required at the beginning of each burst access. Read commands are issued once per burst access eliminating toggling Read control line at cycle frequency. Control line transition terminates access and initializes another burst access.Type: GrantFiled: October 18, 2011Date of Patent: July 3, 2012Assignee: Round Rock Research, LLCInventors: Todd A. Merritt, Troy A. Manning
-
Publication number: 20120163100Abstract: An auto-precharge signal generation circuit comprises a signal generator, a set signal generator, and an auto-precharge signal generator. The signal generator is configured to generating a control signal and a precharge control signal in response to receiving a first column address strobe signal and an auto-precharge flag signal. The set signal generator is configured to generating a set signal in response to receiving the control signal and the precharge control signal. The auto-precharge signal generator is configured to generate an auto-precharge signal in response to receiving the set signal and a period set signal.Type: ApplicationFiled: March 2, 2012Publication date: June 28, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Sun Young Hwang, Yin Jae Lee
-
Publication number: 20120163104Abstract: A semiconductor device including an adjustment mode and a normal operation mode, including a first terminal to be coupled to the memory and configured to output a read command to the memory in the adjustment mode and not to output a write command in the adjustment mode, and a second terminal to be coupled to the memory and configured to receive a data strobe signal from the memory in the adjustment mode and not to output a signal to the memory in the adjustment mode.Type: ApplicationFiled: March 6, 2012Publication date: June 28, 2012Applicant: Renesas Electronics CorporationInventor: Satoshi Onishi
-
Patent number: 8208321Abstract: An apparatus for data strobe and timing variation detection of an SDRAM interface includes a differential-signal to single-end signal converter, a first phase delay circuit, a data latch circuit. The differential-signal to single-end signal converter receives a differential data strobe signal from the SDRAM interface and converts the signal into a single-end data strobe signal. The first phase delay circuit is connected to the differential-signal to single-end signal converter to delay the phase of the single-end data strobe signal for producing a delayed data strobe signal. The data latch circuit is connected to the phase delay circuit to latch synchronous data from the SDRAM interface according to the delayed single-end data strobe signal.Type: GrantFiled: January 21, 2010Date of Patent: June 26, 2012Assignee: Sunplus Technology Co., Ltd.Inventors: Ming-Chuan Huang, Chien-Piao Lan, Chia Hao Lee
-
Publication number: 20120155200Abstract: A memory system includes a memory device, a control device configured to control the memory device, a first channel configured to transfer a row command from the control device to the memory device, and a second channel configured to transfer a column command from the control device to the memory device.Type: ApplicationFiled: November 18, 2011Publication date: June 21, 2012Inventors: Young-Suk Moon, Hyung-Dong Lee, Jeong-Woo Lee, Sang-Hoon Shin
-
Publication number: 20120155199Abstract: A semiconductor memory apparatus may include a bonding pad; a control signal pad; and an operation mode signal generation unit configured to generate a plurality of operation mode signals in response to a bonding signal inputted through the bonding pad and a control signal inputted through the control signal pad.Type: ApplicationFiled: June 17, 2011Publication date: June 21, 2012Applicant: Hynix Semiconductor Inc.Inventors: Jeong Tae HWANG, Kang Youl Lee
-
Patent number: 8199546Abstract: A semiconductor memory device and a data transmission system that operate in synchronization with a high speed system clock without using a synchronizing circuit such as a DLL or PLL. A semiconductor memory device that operates in synchronization with a system clock provided from outside, outputs a data strobe signal from a data strobe terminal when a read command is executed, and outputs read data in synchronization with the data strobe signal, is provided with a read preamble register that specifies the length of a read preamble outputted prior to output of the read data. A memory controller gives consideration to system clock frequency and internal delay time of the semiconductor memory device, and by optimally setting the read preamble length, can perform data transmission at high speed and without missing head data even if read data output start timing of the semiconductor memory device varies.Type: GrantFiled: January 14, 2010Date of Patent: June 12, 2012Assignee: Elpida Memory, Inc.Inventor: Atsuo Koshizuka
-
Publication number: 20120140584Abstract: A semiconductor system, a semiconductor memory apparatus, and a method for input/output of data using the same are disclosed. The semiconductor system includes a controller and a memory apparatus where the controller is configured to transmit a clock signal, a data output command, an address signal, and a second strobe signal to a memory apparatus. The memory apparatus is configured to provide data to the controller in synchronization with the second strobe signal, and in response to the clock signal, the data output command, the address signal, and the second strobe signal received from the controller.Type: ApplicationFiled: August 27, 2011Publication date: June 7, 2012Applicant: Hynix Semiconductor Inc.Inventors: Yong Kee KWON, Hyung Dong LEE, Young Suk MOON, Hyung Gyun YANG, Sung Wook KIM
-
Patent number: 8194812Abstract: A data sampling apparatus and associated method are provided, including a first inverter receiving a data signal, and inverting the data signal to produce a trigger signal, a first flip-flop receiving the trigger signal, and outputting an output signal, a second flip-flop and a third-flop flop each receiving the output signal from the first flip-flop, the second flip-flop further receiving a strobe signal, and a second inverter inverting the strobe signal, and outputting the inverted strobe signal to the third flip-flop. An output of the second flip-flop indicates a value of the output signal output from the first flip-flop when the strobe signal is of a first state and an output of the third flip-flop indicates a value of the output signal output from the first flip-flop when the strobe signal is of a second state.Type: GrantFiled: March 22, 2007Date of Patent: June 5, 2012Assignee: NVIDIA CorporationInventors: Ting-Sheng Ku, Ashfaq R. Shaikh, Rajesh Anantharaman
-
Publication number: 20120137084Abstract: A semiconductor memory device includes: an internal clock signal generation unit configured to generate an internal clock signal in response to an external clock signal; an internal data strobe signal generation unit configured to generate an internal data strobe signal in response to an external data strobe signal; a phase comparison unit configured to compare phases of the internal clock signal and the internal data strobe signal that are used in an enabled write path in response to an internal dummy write command with each other; and an output unit configured to output an output signal of the phase comparison unit.Type: ApplicationFiled: December 10, 2010Publication date: May 31, 2012Inventor: Sung-Hwa OK
-
Patent number: 8189411Abstract: Provided is a circuit for controlling a data bus connecting a bitline sense amplifier to a data sense amplifier in accordance with a variation of an operating frequency of a memory device, being comprised of a pulse width adjusting circuit for varying a pulse width of an input signal in accordance with the operating frequency of the memory device after receiving the input signal, a signal transmission circuit for buffing a signal outputted from the pulse width adjusting circuit, and an output circuit for outputting a first signal to control the data bus in response to a signal outputted from the signal transmission circuit.Type: GrantFiled: January 18, 2011Date of Patent: May 29, 2012Assignee: Hynix Semiconductor Inc.Inventors: Ji Hyun Kim, Young Jun Nam
-
Publication number: 20120127809Abstract: A precharge signal generation circuit of a semiconductor memory apparatus may comprise a read/write precharge command generation section configured to delay a precharge command by a first delay time set in response to a control signal to generate one of a read precharge command and a write precharge command; and a read/write bank precharge address generation section configured to delay a bank column address strobe signal by a second delay time set in response to the precharge command delayed in the read/write precharge command generation section, and generate one of a read bank precharge address and a write bank precharge address.Type: ApplicationFiled: June 29, 2011Publication date: May 24, 2012Applicant: Hynix Semiconductor Inc.Inventor: Jae Bum Ko
-
Publication number: 20120127810Abstract: Example embodiments provide a semiconductor memory device that may include: a cell array arranged in pluralities of rows and columns; and a sense amplifier conducting writing and reading operations to the cell array in response to writing and reading commands in correspondence with an access time, which may be variable in period. The sense amplifier adjusts pulse widths of write-in and read-out data in accordance with a period of the access time.Type: ApplicationFiled: January 27, 2012Publication date: May 24, 2012Inventors: Dae-Hyun Kim, Kwang-il Park, Kyoung-Ho Kim, Hyun-Jin Kim, Hye-Ran Kim
-
Patent number: 8184498Abstract: A semiconductor memory device includes a row control circuit block and a column control circuit block each performing an access control over a memory cell array, a data I/O circuit block transmitting and receiving data to and from the memory cell array, and a control circuit changing at least a part of the row control circuit block, the column control circuit block, and the data I/O circuit block from a standby state into an active state in response to a setting of a predetermined mode signal to a mode register. According to the present invention, even if it is necessary to turn predetermined circuit blocks into the active state by an operation other than a read or write operation, there is no need to always set these circuit blocks into the active state.Type: GrantFiled: May 20, 2011Date of Patent: May 22, 2012Assignee: Elpida Memory, Inc.Inventor: Hiromasa Noda
-
Publication number: 20120120743Abstract: A semiconductor memory apparatus includes a shared pad which is configured to output a read operation control signal in a read operation and receive a write operation control signal in a write operation.Type: ApplicationFiled: July 13, 2011Publication date: May 17, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Seung Wook KWACK
-
Publication number: 20120120745Abstract: A semiconductor device includes: an input node supplied with an input signal; an output node provided correspondingly to the input node; first and second input circuits coupled in parallel to each other between the input and output nodes; and a control circuit configured to control the first and second input circuits such that one of the first and second input circuits is switched over from an active state to an inactive state and the other of the first and second input circuits is switched over from an inactive state to an active state during the one of the first and second input circuits being still in the active state.Type: ApplicationFiled: October 24, 2011Publication date: May 17, 2012Applicant: Elpida Memory, Inc.Inventors: Kazutaka Miyano, Hiroyuki Inage
-
Publication number: 20120120744Abstract: A method for synchronizing signals includes the steps of receiving a preamble of a data strobe signal in response to a write preamble command, and synchronizing the data strobe signal with a clock signal through the preamble of the data strobe signal.Type: ApplicationFiled: August 27, 2011Publication date: May 17, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Sang Sic YOON
-
Publication number: 20120120741Abstract: A method of performing a read operation on nonvolatile memory device comprises receiving a read command, receiving addresses, detecting a transition of a read enable signal, generating a strobe signal based on the transition of the read enable signal, reading data corresponding to the received addresses, and outputting the read data after the strobe signal is toggled a predetermined number of times.Type: ApplicationFiled: November 14, 2011Publication date: May 17, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chul Bum Kim, Hyung Gon Kim, Chul Ho Lee, Hong Seok Chang
-
Patent number: 8179733Abstract: A clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal with the input clock signal through a phase comparator circuit, and so controlling the delay time of the variable delay circuit that they are brought into agreement with each other, wherein the clock-generating circuit and an internal circuit to be operated by the clock signals formed thereby are formed on a common semiconductor substrate, and an element-forming region in which the clock-generating circuit is formed is electrically isolated from an element-forming region in which the digital circuit is constituted on the semiconductor substrate relying upon the element-isolation technology. The power-source passages, too, are formed independently of other digital circuits.Type: GrantFiled: April 6, 2011Date of Patent: May 15, 2012Assignee: Renesas Electronics CorporationInventors: Yuichi Okuda, Masaru Kokubo, Yoshinobu Nakagome, Hideharu Yahata, Hiroki Miyashita
-
Publication number: 20120113733Abstract: Non-volatile memory devices including on-die termination circuits connected to an input/output circuit and an on-die termination control logic detecting a preamble of a strobe signal based on a command and a control signal and activating the on-die termination within the preamble period.Type: ApplicationFiled: November 1, 2011Publication date: May 10, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chul Bum Kim, Sangchul Kang, Jinho Ryu, Seokcheon Kwon
-
Publication number: 20120110400Abstract: A universal memory interface on an integrated circuit includes an external memory interface unit operable to perform data rate conversion for a data signal between a first rate associated with the integrated circuit and a second rate associated with a memory system. The universal memory interface also includes a sequencer unit operable to calibrate at least one of a delay for the data signal and a delay for a strobe for the data signal by executing a calibration procedure instruction.Type: ApplicationFiled: December 3, 2010Publication date: May 3, 2012Applicant: Altera CorporationInventors: Valavan Manohararajah, Ivan Bluno, Przemek Guzy, Kalen B. Brunham
-
Publication number: 20120106263Abstract: A system includes a controller which is capable of operating at one of a first speed and a second speed slower than the first speed; a semiconductor memory apparatus operating at the first speed; and an input/output device which is connected between the semiconductor memory apparatus and the controller, and configured to control input/output of signals between the controller and the semiconductor memory apparatus, wherein the input/output device operates in a normal mode which corresponds to the input/output of the signals between the controller operating at the first speed and the semiconductor memory apparatus and a test mode which corresponds to the input/output of the signals between the controller operating at the second speed and the semiconductor memory apparatus.Type: ApplicationFiled: December 16, 2010Publication date: May 3, 2012Applicant: Hynix Semiconductor Inc.Inventor: Kwang Hyun KIM
-
Publication number: 20120106273Abstract: Various embodiments of a semiconductor memory apparatus are disclosed. In one exemplary embodiment, the semiconductor memory apparatus may include: a column control signal generator configured to generate a column control signal for a pair of bit lines corresponding to a data mask during a data mask operation; and a bit line sense amplifier configured to sense and amplify a voltage difference between the pair of bit lines and electrically couple the pair of bit lines to a pair of segment input/output lines in response to the column control signal.Type: ApplicationFiled: December 16, 2010Publication date: May 3, 2012Applicant: Hynix Semiconductor Inc.Inventors: Mun Phil PARK, Jung Hwan Lee