Conservation Of Power Patents (Class 365/227)
-
Patent number: 7835199Abstract: Provided is a nonvolatile memory using a resistance material. In embodiments of the invention, a PRAM is configured to apply a step-down voltage to wordlines during a standby mode. Aspects of the present invention thus provide a nonvolatile memory with reduced standby current. Additionally, embodiments of the invention allow for faster transition from a standby state to an active state.Type: GrantFiled: October 2, 2008Date of Patent: November 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-Yong Choi, Byung-Gil Choi, Du-Eung Kim
-
Patent number: 7830732Abstract: A memory device for use with a primary power source includes: volatile memory including a plurality of memory portions each of which has a normal operating state and a low-power state; an interface for connecting to a backup power source arranged to temporarily power the volatile memory upon a loss of power from the primary power source; a non-volatile memory; and a controller in communication with the volatile memory and the non-volatile memory programmed to detect a loss of power of the primary power source and in response to move data from the volatile memory to the non-volatile memory at least one memory portion at a time, and while moving data from the volatile memory to the non-volatile memory place the memory portions from which data is being moved into a normal operating state and the memory portions from which data is not being moved into a low-power state.Type: GrantFiled: February 11, 2009Date of Patent: November 9, 2010Assignee: STEC, Inc.Inventors: Mark Moshayedi, Douglas Finke
-
Patent number: 7830727Abstract: An apparatus and method for low power, single-ended sensing in a multi-port static random access memory (SRAM) using pre-discharged bit lines includes holding a bit line associated with the memory cell at a zero voltage potential when the memory cell is not being accessed; releasing the bit line from being held at a zero voltage potential when the memory cell is being accessed; charging the bit line to a first voltage potential greater in value than the zero voltage potential during an access of the memory cell, wherein charging the bit line to a first voltage potential occurs for a first predetermined period of time after access to the memory cell has begun; and sensing the memory cell contents during an access of the memory cell, wherein sensing of the memory cell contents occurs for a second predetermined period of time after access to the memory cell has begun.Type: GrantFiled: June 9, 2008Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Igor Arsovski, Michael Thomas Fragano, Robert Maurice Houle
-
Publication number: 20100277995Abstract: A semiconductor memory device can automatically control signal transmission power on-chip based on a wireless signal transmission. The semiconductor memory device can have a multi-chip stack structure. A power initializing method of the semiconductor memory device can comprise providing a test signal generated by a signal-providing chip to a first chip, checking whether the test signal provided to the first chip has an error, providing the checking result to the signal-providing chip, setting the power of a first signal provided to the first chip according to the checking result, and setting the power of a signal provided to a second chip adjacent to the first chip and close to the signal-providing chip using the power of the first signal.Type: ApplicationFiled: July 19, 2010Publication date: November 4, 2010Inventor: Young-Don CHOI
-
Patent number: 7826304Abstract: A power-down control circuit utilizes the control signals employed in an active mode operation to operate when a power-down mode entry command is received during an active mode operation. The circuit is simplified requiring less area for devising the control circuit while lowering power consumption. The power-down control circuit in a semiconductor memory device includes at least a clock enable buffer unit, an external clock buffer unit, a latch unit, a control circuit for controlling internally operating clocks employed in active mode operation by using a control signal used in the active mode operation when a power-down mode entry command is received during the active mode operation, and a clock enable generation circuit for outputting clock enable signals for enabling entry to the power-down mode by using the clock control signals, when the external clock pulse signal is low level.Type: GrantFiled: July 29, 2008Date of Patent: November 2, 2010Assignee: Hynix Semiconductor Inc.Inventor: Ji Eun Jang
-
Patent number: 7826298Abstract: In an SRAM according to the present invention, an internal power supply voltage for a memory cell is applied to a back gate of each of P-channel MOS transistors included in an equalizer, a write driver, and a column select gate. Therefore, even if an internal power supply voltage for a peripheral circuit is shut off to reduce current consumption during standby, a threshold voltage of each of the P-channel MOS transistors is maintained at a high level, and hence a leakage current is small.Type: GrantFiled: May 16, 2008Date of Patent: November 2, 2010Assignee: Renesas Electronics CorporationInventors: Hiroaki Nakai, Hirotoshi Sato, Kiyoyasu Akai
-
Patent number: 7821851Abstract: A semiconductor memory device capable of operating in a plurality operating modes and a method for controlling the device may be provided. The semiconductor memory device may include a selecting unit and a plurality of control circuits operating in a plurality of operating modes. The selecting unit may transmit a selecting signal to select one of the plurality of operating modes. The plurality of control circuits may control operations of the semiconductor memory device in the plurality of operating modes, and the plurality of control circuits may be either enabled or disabled in response to the selecting signal. The semiconductor memory device and the method of controlling the device may have a capability of providing optimized performance in response to a change of operational conditions by selecting one of a plurality of the operating modes.Type: GrantFiled: March 31, 2008Date of Patent: October 26, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-hoon Kim
-
Patent number: 7822999Abstract: A computer system and a method for controlling a processor thereof are provided. A processor management unit (PMU) is programmed by the processor itself or by another processor according to a change of the operating condition of the processor. Then, a notification signal is sent to the PMU by the processor when the processor is entering a standby mode. Upon receiving the notification signal, the PMU adjusts the operating condition of the processor according to the change. Finally, a completion signal is sent by the PMU to the processor after the change of the operating condition of the processor is stabilized. Therefore, the unpredictable behavior caused by premature awakening of the processor during the adjustment of the operating condition can be avoided.Type: GrantFiled: June 4, 2007Date of Patent: October 26, 2010Assignee: Andes Technology CorporationInventors: Li-Hung Chang, Hong-Men Su, Chuan-Hua Chang
-
Patent number: 7821864Abstract: A method of managing power states of memory modules while performing memory access operations is disclosed. Memory modules are in a power saving state until an access operation involving the module is to be performed. The module is placed in an operational mode, then the access operation is performed, then the module is returned to the power saving state. Apparatus and systems using the method are also disclosed and claimed.Type: GrantFiled: March 26, 2007Date of Patent: October 26, 2010Assignee: Network Appliance, Inc.Inventors: George Totolos, Jr., Scott M. Westbrook
-
Patent number: 7821862Abstract: The present invention provides a semiconductor memory circuit capable of reducing current consumption at non-operation in a system equipped with a plurality of chips that share the use of a power supply, address signals and a data bus. The semiconductor memory circuit has an internal circuit which is capable of selectively performing the supply and stop of an operating voltage via switch means and includes a memory array. An input circuit, which receives a predetermined control signal therein, controls the supply and stop of the operating voltage by the switch means to reduce a DC current and a leak current when no memory operation is done, whereby low power consumption can be realized.Type: GrantFiled: September 26, 2007Date of Patent: October 26, 2010Assignees: Renesas Electronics Corporation, Hitachi Device Engineering Co., Ltd.Inventors: Takesada Akiba, Shigeki Ueda, Toshikazu Tachibana, Masashi Horiguchi
-
Patent number: 7821814Abstract: When threshold voltages of constituent transistors are reduced in order to operate an SRAM circuit at a low voltage, there is a problem in that a leakage current of the transistors is increased and, as a result, electric power consumption when the SRAM circuit is not operated while storing data is increased. Therefore, there is provided a technique for reducing the leakage current of MOS transistors in SRAM memory cells MC by controlling a potential of a source line ssl of the driver MOS transistors in the memory cells.Type: GrantFiled: August 15, 2008Date of Patent: October 26, 2010Assignee: Renensas Electronics CorporationInventors: Masanao Yamaoka, Kenichi Osada, Kazumasa Yanagisawa
-
Patent number: 7817460Abstract: A semiconductor memory device having a memory cell including a flip-flop; and a memory cell power supply circuit for supplying a low voltage cell power supply voltage to the memory cell. The memory cell power supply circuit supplies a cell power supply voltage in a first period and a different cell power supply voltage in a second period, a predetermined first power supply voltage in case where the cell power supply voltage in supplied in a data read cycle and in a case where data is not written to a memory cell to which the cell power supply voltage is supplied in a write cycle, and a second power supply voltage higher than the first power supply voltage in a case where data is written to a memory cell to which the cell power supply voltage is supplied in a write cycle.Type: GrantFiled: July 15, 2009Date of Patent: October 19, 2010Assignee: Panasonic CorporationInventor: Yoshinobu Yamagami
-
Patent number: 7817488Abstract: An electronic device is capable of monitoring internal components to predict changes in processing power needs. When a prediction is made, a clock control circuit can be instructed to increase the clock signal frequency in response to a predicted increase in processing power needs, or decrease the clock signal frequency in response to a predicted decrease in processing power needs. The control circuit can further balance other clock signal frequencies in order to satisfy constraints such as a power supply constraint.Type: GrantFiled: December 20, 2007Date of Patent: October 19, 2010Assignee: SanDisk CorporationInventor: Zohar Unger
-
Patent number: 7817489Abstract: A power supplying circuit (PSC) and a phase-change random access memory (PRAM) including the PSC. According to an aspect of the invention, the PSC includes: a first voltage generator configured to output a first voltage to a first terminal; and a second voltage generator configured to output a second voltage to a second terminal, the second voltage generator including: a voltage pump unit configured to output the second voltage based on a clock signal and a pump control signal; a pump output detector coupled to the voltage pump unit, the pump output detector configured to output a pump output detection signal; and a discharging unit coupled to the voltage pump unit, the discharging unit configured to discharge a level of the second voltage to a predetermined level in response to a discharge signal. Embodiments of the invention may prevent write and/or read malfunctions that can occur due to changes in the level of a voltage supplied to PRAM cell blocks.Type: GrantFiled: October 15, 2008Date of Patent: October 19, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Beak-hyung Cho, Kwang-ho Kim, Won-seok Lee
-
Patent number: 7817490Abstract: A static random access memory (SRAM) operable that is biased at lower power supply voltages in a read-only mode than in a read/write mode. The SRAM can be embedded within a large-scale integrated circuit, for example in combination with a microprocessor and associated circuitry. Upon system control circuitry determining that an SRAM array can be operated in a read-only mode, for example that a large number of read operations are likely to be performed prior to writing to the SRAM array, the power supply voltages applied to the SRAM array are reduced. The array power supply voltage and periphery power supply voltage can be at separate voltages and separately reduced from the read/write mode to the read-only mode. The read-only mode can be readily used for instruction cache memories, and for local instruction memories associated with an embedded microcontroller.Type: GrantFiled: April 14, 2009Date of Patent: October 19, 2010Assignee: Texas Instruments IncorporatedInventor: Srinivasa Raghavan Sridhara
-
Patent number: 7812631Abstract: In some embodiments, an array of sleep transistors is provided, wherein a combination of said transistors may be enabled during an active mode to reduce leakage depending on the leakage characteristics of a chip or associated chip.Type: GrantFiled: December 12, 2006Date of Patent: October 12, 2010Assignee: Intel CorporationInventors: Nam Sung Kim, Vivek De
-
Patent number: 7813209Abstract: A method for reducing power consumption in a volatile memory includes switching off a bitline voltage provider according to a leakage control signal when a bitline array corresponding to the bitline voltage provider is dysfunctional due to a wordline to bitline short, controlling connections between a plurality of first bitline arrays corresponding to the bitline voltage provider and a plurality of sense amplifiers according to an access control signal, controlling connections between a plurality of second bitline arrays corresponding to the plurality of first bitline arrays and the plurality of sense amplifiers according to the access control signal, and providing power to the plurality of corresponding sense amplifiers according to the access control signal.Type: GrantFiled: October 1, 2008Date of Patent: October 12, 2010Assignee: Nanya Technology Corp.Inventor: Richard Michael Parent
-
Patent number: 7808273Abstract: Sequential circuitry comprising a data input, a data output, a clock signal input and a clamp signal input is disclosed. The sequential circuitry is arranged to clock a data signal received at said data input into said sequential circuitry in response to a clock signal received at said clock signal input, and to output a data signal from said sequential circuitry at said data output in response to said clock signal. The sequential circuitry is responsive to a predetermined value at said clamp signal input to switch to a low power mode and to set said data output to a forced value, while retaining said sequential state within said circuitry, said forced value being selected to reduce leakage power from combinatorial circuitry arranged to receive said output data signal.Type: GrantFiled: February 20, 2008Date of Patent: October 5, 2010Assignee: ARM LimitedInventor: David Walter Flynn
-
Patent number: 7809961Abstract: An apparatus and method for controlling standby mode in an electronic device. In standby mode, power and clock signals are reduced or stopped to conserve power. The apparatus includes an initiator module coupled to a power and clock control module (PCCM). When the initiator module meets conditions for standby mode, the initiator module sends a standby signal to the PCCM and does not interact with other initiator, target, or interconnect modules. When the PCCM communicates a wait signal, the initiator module enters standby mode. When the initiator module detects a wakeup event, the standby signal is deactivated. In this state, the initiator module may process information but may not interact with other modules. When the PCCM deactivates the wait signal and returns power and clock signal to steady state levels, initiator module may resume normal operation.Type: GrantFiled: November 13, 2006Date of Patent: October 5, 2010Assignee: Texas Instruments IncorporatedInventors: Franck Dahan, Franck Seigneret, Gilles Dubost
-
Publication number: 20100250980Abstract: A method for reducing power consumption of a device with an embedded memory module is provided. The device includes comprises a processor, an embedded memory module, a software module, a power supplying unit, and an auxiliary logic. The embedded memory module is accessed by the processor and partitioned into a plurality of memory blocks in accordance with a first predetermined rule. The software module comprises an instruction set and a data set. The software module is segmented into a plurality of segments in accordance with a second predetermined rule. The power supplying unit provides power to the plurality of memory blocks. The auxiliary logic controls the power supplying unit. The power supplied to a memory block is switched on or off in accordance with a condition.Type: ApplicationFiled: March 30, 2009Publication date: September 30, 2010Applicant: MEDIATEK INC.Inventors: Chao Chun Wang, Yung-Sheng Chiu, Ren-Yu Yu
-
Publication number: 20100246282Abstract: A high voltage may be generated for programming memory cells in a memory array. A middle voltage may also be generated for reading memory cells in the memory array. Control logic and switches may be used to select between the high voltage and the middle voltage. A first oscillator generates clock signals at a high frequency for generating the voltages, and a low frequency oscillator may be used to generate pulses at a lower frequency than the first oscillator to allow the first oscillator to operate only during such pulses to conserve power during a stand-by mode of operation to maintain the middle or medium voltage.Type: ApplicationFiled: March 24, 2009Publication date: September 30, 2010Applicant: Atmel CorporationInventor: Emmanuel Racape
-
Publication number: 20100246307Abstract: An internal power supply control circuit of a semiconductor memory includes a periodic signal generating unit that generates a periodic signal to generate a permission signal to intermittently permit supply of power from an internal power supply circuit of the semiconductor memory to an internal circuit thereof with a predetermined period, when a mode changes from a normal operation mode where power is always supplied from the internal power supply circuit to the internal circuit to a standby mode where consumption power is further suppressed as compared with consumption power in the normal operation mode, and a permission signal output unit that outputs the permission signal synchronized with the periodic signal to the internal power supply circuit, when a mode signal indicating any mode of the normal operation mode and the standby mode and the periodic signal are input and the input mode signal indicates the standby mode.Type: ApplicationFiled: March 22, 2010Publication date: September 30, 2010Applicant: OKI SEMICONDUCTOR CO., LTD.Inventor: Akihiro Hirota
-
Patent number: 7800974Abstract: A technique for operating a memory circuit that improves performance of the memory circuit and/or power consumption for at least some operating points of the memory circuit includes adjusting a number of operational pipeline stages at least partially based on an operating point of the memory. In at least one embodiment of the invention, a method for operating a memory circuit includes selecting a mode of operating the memory circuit at least partially based on a feedback signal generated by the memory circuit. The technique includes operating the memory circuit using a number of pipeline stages based on the selected mode of operation of the memory circuit. In at least one embodiment of the invention, the technique includes sensing a timing margin associated with an individual pipeline stage and generating the feedback signal based thereon.Type: GrantFiled: February 21, 2008Date of Patent: September 21, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Shayan Zhang, William C. Moyer, Huy B. Nguyen
-
Patent number: 7800972Abstract: A method of operating a semiconductor memory device may include initializing a first internal circuit in response to a first initialization signal based on an internal power voltage. The first initialization signal may be generated if the semiconductor memory device performs a power-up operation. The semiconductor memory device may enter a deep-power-down (DPD) mode without generating the first initialization signal. The first initialization signal may be generated if the semiconductor memory device exits the DPD mode.Type: GrantFiled: December 28, 2007Date of Patent: September 21, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Young-sun Min, Chang-ho Shin
-
Patent number: 7796458Abstract: Embodiments provide methods, apparatuses and systems including a plurality of memory cells configured to store bit values while being powered at a power-saving voltage lower than a normal-operation voltage during operation of a host apparatus, and power circuitry coupled to the plurality of memory cells. The power circuitry is configured to selectively power a first subset of the plurality of memory cells at the normal-operation voltage during operation of the host apparatus while concurrently powering a second subset of the plurality of memory cells at the power-saving voltage. The first and second subsets being different subsets of the memory cells.Type: GrantFiled: October 18, 2007Date of Patent: September 14, 2010Inventor: G. R. Mohan Rao
-
Patent number: 7791977Abstract: A design structure embodied in a machine readable medium used in a design process includes a tri-state power gating apparatus for reducing leakage current in a memory array. The apparatus includes a first distributed header device coupled to the memory array, the first distributed header device is configured for limiting leakage current through the memory array; and a header driver operatively coupled to the first distributed header device for enabling tri-state operation of the first distributed header device, wherein tri-state operation includes sleep mode, wake mode, and retention mode.Type: GrantFiled: May 7, 2008Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Harold Pilo, Vinod Ramadurai
-
Patent number: 7791976Abstract: Power reduction is accomplished in an electronic memory by segmenting portions of the memory and only enabling certain memory portions depending upon where the memory is to be accessed. In one embodiment, the bit lines are segmented using latch repeaters to control address selection with respect to segments beyond a first segment. The latch repeaters are, in one embodiment, allowed to remain in their operated/non-operated state at the completion of a memory read/write cycle. This then avoids successive enabling pulses when the same segment is accessed on successive cycles.Type: GrantFiled: April 24, 2008Date of Patent: September 7, 2010Assignee: QUALCOMM IncorporatedInventors: Hari Rao, Dongkyu Park, Mohamed Hassan Abu-Rahma
-
Publication number: 20100220534Abstract: A memory device comprises a memory array, at least one buffer coupled to the memory array, and test circuitry coupled to the buffer. The buffer comprises switching circuitry configured to multiplex first and second inputs of the buffer to a given output of the buffer based at least in part on a control signal generated by the test circuitry. The control signal is generated as a function of both a test signal indicative of a test mode of operation of the memory device and a power-down signal indicative of a power-down mode of operation of the memory device. The buffer further comprises current reduction circuitry responsive to the control signal for reducing an amount of current consumed by the buffer in the power-down mode of operation. The buffer may comprise an input data buffer or an address buffer of the memory device.Type: ApplicationFiled: August 13, 2007Publication date: September 2, 2010Applicant: AGERE SYSTEMS INC.Inventors: Dennis E. Dudeck, Donald Albert Evans, Hai Quang Pham, Wayne E. Werner, Ronald James Wozniak
-
Publication number: 20100220510Abstract: A method includes accepting a definition of a type of multi-unit memory device (28) including a set of memory units (24), each having a respective nominal storage capacity, the definition specifying a target memory size of the memory device such that a sum of nominal storage capacities of the memory units in the set is equal to the target memory size. A plurality of the memory units is accepted. The memory units have respective actual storage capacities, at least some of which differ from the respective nominal storage capacity. Multi-unit memory devices including respective sets of the memory units are assembled, such that at least one of the sets includes at least a first memory unit having a first actual capacity that is less than the respective nominal capacity and at least a second memory unit having a second actual capacity that is greater than the nominal capacity.Type: ApplicationFiled: November 4, 2008Publication date: September 2, 2010Applicant: ANOBIT TECHNOLOGIES LTDInventor: Ofir Shalvi
-
Patent number: 7788513Abstract: A method of reducing power consumption of a computing system by a predetermined amount comprises: selecting at least one memory component of the computer system for reduced power consumption based on the predetermined amount of power consumption reduction; and evacuating the selected at least one memory component to reduce the power consumption of the computing system by at least the predetermined amount.Type: GrantFiled: August 29, 2006Date of Patent: August 31, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Thomas L. Vaden, Martin Goldstein, Carey Huscroft, Christopher Gregory Malone
-
Patent number: 7782701Abstract: A power gating circuit of a memory device includes a power gating unit and a control unit. The power gating unit includes first, second, and third power gating transistors connected in parallel between a power supply voltage and an internal power supply voltage bus of the memory device. The three power gating transistors are sequentially turned ON. The second and third power gating transistors turn ON sequentially in response to the increasing voltage level of the bus. The timing points when the second and third power gating transistors are sequentially turned ON is based upon detecting the gradually increasing the voltage level of the internal power supply voltage. The size of the first power gating transistor may be smaller than the size of the second power gating transistor, and the size of the second power gating transistor may be smaller than the size of the third power gating transistor.Type: GrantFiled: August 29, 2007Date of Patent: August 24, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Wook Seo, Jong-Hoon Jung, In-Gyu Park, Chan-Ho Lee
-
Patent number: 7782700Abstract: In a semiconductor or memory device, a first ODT (On Die Termination) circuit is provided between a termination voltage port and a command input port. A first ODT controlling circuit is connected between the termination voltage port and the first ODT circuit, and detects a level of a voltage applied to the termination voltage port and controls the first ODT circuit to connect the termination voltage port and the command input port based on the detection result.Type: GrantFiled: April 8, 2009Date of Patent: August 24, 2010Assignee: NEC Electronics CorporationInventors: Kenichi Kuboyama, Hideaki Arima
-
Patent number: 7782655Abstract: The present invention provides a solution to avoid the robustness problems of sub-threshold circuits by switching small parts of circuits to nominal-voltage only when they are being used, and switching them back to sub-threshold levels when the operation finishes. Such “hybrid sub-threshold” approach is capable of supporting ultra-low power operation without the disadvantages of sub-threshold circuits.Type: GrantFiled: July 1, 2008Date of Patent: August 24, 2010Inventor: Jeng-Jye Shau
-
Publication number: 20100208539Abstract: A circuit includes a first negative feed back loop coupled to a virtual Vvdd power rail and a true Vdd power rail. A second negative feed back loop is coupled to the virtual Vvss power rail and a true Vss power rail. The virtual rail to virtual rail voltage difference is regulated at the highest threshold voltage between pull-up and pull-down transistors of a memory cell.Type: ApplicationFiled: February 18, 2009Publication date: August 19, 2010Applicant: Atmel CorporationInventors: Sylvain Leomant, Jimmy Fort, Arnaud Turier, Laurent Vachez, Lotfi Ben Ammar
-
Patent number: 7773402Abstract: A first signal input circuit outputs a first control signal in response to self-refresh and active signals. A second signal input circuit outputs a second control signal in response to the self-refresh and active signals. The power supply circuit applies a first supply voltage to an output terminal in response to the first control signal. An elevated voltage generator generates a elevated voltage by pumping a second supply voltage, and applies the elevated voltage to the output terminal, in response to the first and second control signals.Type: GrantFiled: June 12, 2009Date of Patent: August 10, 2010Assignee: Hynix Semiconductor Inc.Inventors: Sang Park, Shin Ho Chu
-
Patent number: 7774625Abstract: Adaptive voltage control. In accordance with a first embodiment of the present invention, a desirable operating frequency for the microprocessor is determined. Information stored within and specific to the microprocessor is accessed. The information can comprise coefficients of a quadratic approximation of a frequency-voltage characteristic of the microprocessor. An efficient voltage for operating the microprocessor at said desirable operating frequency is computed. The microprocessor is operated at the efficient voltage.Type: GrantFiled: June 22, 2004Date of Patent: August 10, 2010Inventors: Eric Chien-Li Sheng, Steven Kawasumi
-
Patent number: 7774671Abstract: According to embodiments of the present invention, an integrated circuit such as a processor includes a counter to count an actual number of unreliable storage locations in the processor cache, at least one register to store an acceptable number of unreliable storage locations for the cache, a detector to measure a thermal environment of the processor, and circuitry to raise an operating voltage of the processor if the actual number of unreliable storage locations exceeds the acceptable number of unreliable storage locations, and if the thermal environment is acceptable.Type: GrantFiled: June 27, 2008Date of Patent: August 10, 2010Assignee: Intel CorporationInventor: Morgan J. Dempsey
-
Patent number: 7774631Abstract: A system for minimizing power consumption of a multiprocessor data storage system is disclosed. The system utilizes processors that are capable of operating at a number of different reduced power modes, such that the processors operate at full power during peak workloads, but can be powered down during low workload times. When the onset of peak loads are detected through monitoring I/Os per second (“IOPS”) and/or response times of the system, the processors are brought out of power-down mode to handle the increased IOPS during the peak loads. In this manner, the majority of the processors only operate at full power when the system experiences peak loads. During normal and low load times, the processors are either operated at reduced power or are powered down. This results in a significant reduction in power consumption of the system.Type: GrantFiled: June 30, 2007Date of Patent: August 10, 2010Assignee: EMC CorporationInventor: John K. Walton
-
Patent number: 7770042Abstract: A microprocessor includes core logic that operates according to a core clock signal in order to execute program instructions, clock generation circuitry controllable to generate the core clock signal having one of N different possible frequencies, wherein N is more than two, and a control circuit. The control circuit, in response to a request to operate the core logic at a destination frequency, iteratively controls the clock generation circuitry to generate the core clock signal having a new frequency until the core clock signal frequency is the destination frequency. The new core clock signal frequency on each iteration is one of the N different possible frequencies monotonically closer to the destination frequency. The number of iterations is between zero and N?1 depending upon the destination frequency specified and the core clock signal frequency when the request is received.Type: GrantFiled: June 11, 2007Date of Patent: August 3, 2010Assignee: VIA Technologies, Inc.Inventor: Darius D. Gaskins
-
Patent number: 7768858Abstract: A refresh controlling circuit includes an MRS latch unit configured to output a mask information signal of a bank and a mask information signal of a segment by synchronizing a first address signal and a second address signal with a pulse signal, a bank active control unit configured to output a bank active signal in response to the mask information signal of the bank, and a decoding unit configured to output a row address decoding signal in response to the bank active signal, the mask information signal of the segment, and a third address signal.Type: GrantFiled: December 27, 2007Date of Patent: August 3, 2010Assignee: Hynix Semiconductor Inc.Inventor: Sang Kwon Lee
-
Patent number: 7768849Abstract: A semiconductor memory device can automatically control signal transmission power on-chip based on a wireless signal transmission. The semiconductor memory device can have a multi-chip stack structure. A power initializing method of the semiconductor memory device can comprise providing a test signal generated by a signal-providing chip to a first chip, checking whether the test signal provided to the first chip has an error, providing the checking result to the signal-providing chip, setting the power of a first signal provided to the first chip according to the checking result, and setting the power of a signal provided to a second chip adjacent to the first chip and close to the signal-providing chip using the power of the first signal.Type: GrantFiled: April 18, 2008Date of Patent: August 3, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Don Choi
-
Patent number: 7768857Abstract: An integrated device comprising a storage location, wherein data stored in the storage location is repeatedly refreshed with a first predetermined refresh rate during a first period of time. The first period of time provides a first predetermined duration. After the end of the first period of time, the data is repeatedly refreshed with a second predetermined refresh rate.Type: GrantFiled: December 3, 2007Date of Patent: August 3, 2010Assignee: Qimonda AGInventor: Hermann Ruckerbauer
-
Publication number: 20100188922Abstract: A semiconductor storage device includes a plurality of memory macros including a plurality of memory cell arrays; a low-potential power supply boosting circuit coupling the low-potential power supply to the ground in a normal mode and coupling the low-potential power supply to a voltage higher than a ground voltage in a sleep mode; a virtual power control circuits including a plurality of switches which is turned on when switching from the sleep mode to the normal mode and is turned off when switching from the normal mode to the sleep mode; and a sleep cancellation detecting circuit outputting, when the mode control signal supplied to the plurality of switches in one of the plurality of memory macros indicates to switch form the sleep mode to the normal mode, the mode control signal to a subsequent memory macro subsequent to the one of the plurality of memory macros.Type: ApplicationFiled: January 28, 2010Publication date: July 29, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Yasuhiro NAKAOKA
-
Patent number: 7764562Abstract: A semiconductor memory device includes a row path circuit, a reset signal generating circuit and a column path circuit. The row path circuit is initialized in response to a power-up signal. The reset signal generating circuit delays the power-up signal to generate a column reset signal. The column path circuit is initialized in response to the column reset signal. The semiconductor memory device can reduce a peak value of a surge current by initializing a row path circuit and a column path circuit at different time points. Therefore, the semiconductor memory device may have a relatively short setup time of an internal power supply voltage.Type: GrantFiled: February 1, 2008Date of Patent: July 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kwun-Soo Cheon, Byong-Wook Na
-
Patent number: 7760567Abstract: A first precharge circuit couples a bit line pair to a precharge voltage line in a standby period, and separates at least an access side of the bit line pair from the precharge voltage line in accordance with operation start of a word line driving circuit. A sense amplifier amplifies a voltage difference of a node pair after the operation start of the word line driving circuit. A switch circuit is provided between the bit line pair and the node pair. The switch circuit has coupled the access side of the bit line pair to an access side of the node pair at an instant of the operation start of the word line driving circuit, and has separated a non-access side of the bit line pair from a non-access side of the node pair at an instant of operation start of the sense amplifier.Type: GrantFiled: September 19, 2008Date of Patent: July 20, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Hiroyuki Kobayashi
-
Patent number: 7760577Abstract: An integrated circuit configured to selectively provide power to used portions of a memory array is presented. The integrated circuit includes an array of memory cells for storing digital data and a power bus interconnecting structure. The power bus interconnecting structure includes global power buses in communication with local power buses through programmable vias. The array of memory cells are remapped so that unused column portions of the memory array become unused row portions of the memory array. The programmable vias are selectively located during design of the integrated circuit, providing power to the used portions of the memory array.Type: GrantFiled: September 18, 2008Date of Patent: July 20, 2010Assignee: Altera CorporationInventors: Wei Yee Koay, Teng Chow Ooi, Ngee Kiat Chieng, Yau Kok Lai, Mei Ching Lim
-
Patent number: 7755966Abstract: The present invention provides a memory device which comprises a memory cell array having a plurality of memory blocks; a memory controller for controlling a refresh operation with respect to the memory blocks; a refresh check bit circuit for storing refresh check bits corresponding to the memory blocks, respectively; a block select control circuit for setting refresh check bits of memory blocks to be refreshed to a checked state according to a first control of the memory controller; a using check bit circuit for storing using check bits corresponding to the memory blocks, respectively; a using check control circuit for setting refresh check bits of memory blocks to which access is requested to a checked state according to a second control of the memory controller; and a partial refresh control circuit for controlling the refresh operation such that memory blocks corresponding to checked using check bits or checked refresh check bits are refreshed according to a third control of the memory controller.Type: GrantFiled: October 17, 2007Date of Patent: July 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Soo Pyo, Hyun-Taek Jung
-
Patent number: 7751270Abstract: Disclosed herein are memory devices comprising a plurality of memory cells to which a standby voltage is to be supplied during standby mode to avoid loss of data, and methods of operating said memory devices, the methods comprising: (a) determining an actual value of a bit integrity parameter of the memory cells; (b) comparing said actual value with a predetermined minimal value of the bit integrity parameter which takes into account possible variations in cell properties as a result of process variations; and (c) adjusting the standby voltage towards a more optimal value based on the result of the comparison in such a way that said bit integrity parameter determined for said more optimal value of the standby voltage approaches the predetermined minimal value. The circuitry for measuring the bit integrity parameter preferably comprises a plurality of replica test cells which are added to the memory matrix.Type: GrantFiled: January 25, 2008Date of Patent: July 6, 2010Assignees: IMEC, Katholieke Universiteit Leuven, K.U. Leuven R&DInventors: Peter Geens, Wim Dehaene
-
Patent number: 7746724Abstract: A method and apparatus for accessing a memory device. The method includes providing control signals for an access command to the memory device via an asynchronous interface and transmitting data for the access command to the memory device. The method also includes encoding, into the transmitted data, a clock signal. The encoded clock signal in the transmitted data is used by the memory device for receiving the data transmission.Type: GrantFiled: January 31, 2007Date of Patent: June 29, 2010Assignee: Qimonda AGInventors: Peter Mayer, Wolfgang Spirkl, Markus Balb, Christoph Bilger, Martin Brox, Thomas Hein, Michael Richter
-
Patent number: RE41733Abstract: A read-only data storage and retrieval device is presented having no moving parts and requiring very low power. Addressing can be accomplished sequentially where the address increments automatically or can be accomplished randomly. High density storage is achieved through the use of a highly symmetric diode matrix that is addressed in both coordinate directions; its symmetry makes the Dual-addressed Rectifier Storage (DRS) Array very scaleable scalable, particularly when made as an integrated circuit. For even greater storage flexibility, multiple digital rectifier storage arrays can be incorporated into the device, one or more of which can be made removable and interchangeable.Type: GrantFiled: March 29, 2001Date of Patent: September 21, 2010Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard