Data Preservation Patents (Class 365/228)
-
Patent number: 10496546Abstract: A cache memory has a data cache to store data per cache line, a tag to store address information of the data to be stored in the data cache, a cache controller to determine whether an address by an access request of a processor meets the address information stored in the tag and to control access to the data cache and the tag, and a write period controller to control a period required for writing data in the data cache based on at least one of an occurrence frequency of read errors to data stored in the data cache and a degree of reduction in performance of the processor due to delay in reading the data stored in the data cache.Type: GrantFiled: September 6, 2016Date of Patent: December 3, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Hiroki Noguchi, Tetsufumi Tanamoto, Kazutaka Ikegami, Shinobu Fujita
-
Patent number: 10481958Abstract: An embodiment of a semiconductor package apparatus may include technology to track a modification to a processor cache line, and set an indicator to indicate if the modification relates to a transaction. Other embodiments are disclosed and claimed.Type: GrantFiled: December 29, 2017Date of Patent: November 19, 2019Assignee: Intel IP CorporationInventors: Thomas Willhalm, Karthik Kumar
-
Patent number: 10430882Abstract: A computer system includes a front end interface configured for data communications over a network with data producer terminals, multiple distributed data processors coupled to the front end interface by a data messaging infrastructure, the multiple distributed data processors including a first distributed data processor and a second distributed data processor, and an information bus coupled to the multiple distributed data processors and to multiple independent consumer modules. The first processor receives and processes data order messages for the first security, and maintains a first order book that stores outstanding orders for the first security. The second processor receives and processes received data order messages for the second security, and maintains a second order book that stores outstanding orders for the second security.Type: GrantFiled: March 17, 2016Date of Patent: October 1, 2019Assignee: Nasdaq, Inc.Inventors: John T. Hughes, Jr., Bruce E. Friedman
-
Patent number: 10430262Abstract: Apparatus having an array of memory cells include a controller configured to read a particular memory cell of a last written page of memory cells of a block of memory cells of the array of memory cells, determine whether a threshold voltage of the particular memory cell is less than a particular voltage level, and mark the last written page of memory cells as affected by power loss during a programming operation of the last written page of memory cells when the threshold voltage of the particular memory cell is determined to be higher than the particular voltage level.Type: GrantFiled: November 2, 2018Date of Patent: October 1, 2019Assignee: Micron Technology, Inc.Inventors: Michael G. Miller, Ashutosh Malshe, Violante Moschiano, Peter Feeley, Gary F. Besinga, Sampath K. Ratnam, Walter Di-Francesco, Renato C. Padilla, Jr., Yun Li, Kishore Kumar Muchherla
-
Patent number: 10423783Abstract: Methods and apparatus to recover a processor state during a system failure or security event are disclosed. An example apparatus to recover data includes a processor including a local memory and a system monitor in communication with the processor. The system monitor is to copy processor backup data to a non-volatile memory in response to a processor backup event. The processor backup data includes contents of the local memory.Type: GrantFiled: December 19, 2016Date of Patent: September 24, 2019Assignee: Intel CorporationInventors: Chris Pavlas, James R. Hearn, Scott P. Dubal, Patrick Connor
-
Patent number: 10394310Abstract: Sleep modes use non-volatile dual inline memory modules (NVDIMMs) to reduce electrical power and execution times. An S3 suspend-to-RAM, for example, may store a system state to NVDIMM via a high-speed memory bus. Likewise, an S4 suspend-to-disk may store a restoration file to the NVDIMM via the high-speed memory bus. When a server or other information handling system is then awakened, execution resumes in less time due to the NVDIMM.Type: GrantFiled: June 6, 2016Date of Patent: August 27, 2019Assignee: Dell Products, LPInventors: Randall E. Juenger, Mark L. Rehmann
-
Patent number: 10360143Abstract: A mobile device having parallel use of non-volatile memory and main memory is presented. The mobile device includes a volatile memory, a non-volatile memory, a memory controller functionally coupled to the non-volatile memory and the volatile memory, and a processor coupled to the memory controller. The processor addresses both the non-volatile memory and the volatile memory utilizing a continuous memory map. Alternatively, a mobile device may include a volatile memory, a non-volatile memory, a memory controller coupled to the volatile memory, a processor coupled to the memory controller. The processor may address the volatile memory during normal operation. The mobile device may further include a shadow copy controller coupled to the non-volatile memory and the memory controller, where the shadow copy controller copies information stored in a designated portion of the volatile memory into the non-volatile memory.Type: GrantFiled: July 1, 2010Date of Patent: July 23, 2019Assignee: QUALCOMM IncorporatedInventor: Christopher Kong Yee Chun
-
Patent number: 10236062Abstract: According to one embodiment, a processor includes a core controlling processing data, a cache data area storing the processing data as cache data in a nonvolatile manner, a first tag area storing a tag data of the cache data in a volatile manner, a second tag area storing the tag data in a nonvolatile manner, a tag controller controlling the tag data. The tag controller determines whether the processing data is stored in the cache data area by acquiring the tag data from one of the first and second tag areas.Type: GrantFiled: March 13, 2014Date of Patent: March 19, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Kazutaka Ikegami, Shinobu Fujita, Keiko Abe, Kumiko Nomura, Hiroki Noguchi
-
Patent number: 10152393Abstract: Embodiments of recovering data in computing devices and associated methods of operations are disclosed therein. In one embodiment, a method includes receiving a failure notification indicating that a core of a main processor is experiencing a catastrophic failure causing the core unable to execute instructions. In response, a flush command can be issued to an uncore of the processor via a debug port instructing the uncore to copy any data currently residing in a processor cache of the main processor to a volatile memory. The method further includes issuing a self-refresh command causing the volatile memory to enter a self-refresh mode in which the data copied from the processor cache is maintained and unmodifiable by the main processor during a reset of the main processor.Type: GrantFiled: August 28, 2016Date of Patent: December 11, 2018Assignee: Microsoft Technology Licensing, LLCInventors: Bryan Kelly, Mallik Bulusu, Ali Hassan Larijani
-
Patent number: 10127968Abstract: In one embodiment, an apparatus comprises a processor core and a power control unit. The power control unit is to identify the occurrence of a power loss from a primary power source, instruct the I/O controller to block further write requests from the one or more I/O devices and to send at least one pending write request stored by the I/O controller to the memory controller, and instruct the memory controller to complete at least one pending write request stored by the memory controller and to cause the memory to be placed into a self-refresh mode.Type: GrantFiled: August 3, 2015Date of Patent: November 13, 2018Assignee: Intel CorporationInventors: Samantha J. Edirisooriya, Shanker R. Nagesh, K L Siva Prasad Gadey N V, Blaine R. Monson, Pankaj Kumar
-
Patent number: 10061369Abstract: A system enables personal information manager (PIM) applications to continue to provide alerts and other time sensitive information even when the system upon which the PIM is stored is turned off. Automatically data may be transferred from a first processor-based system to a second processor-based system to implement time sensitive activities. The second processor-based system may provide a user notification at a predetermined time preset on the first processor-based system.Type: GrantFiled: April 3, 2008Date of Patent: August 28, 2018Assignee: Intel CorporationInventor: Randy P. Stanley
-
Patent number: 10007579Abstract: Embodiments of memory backup management in computing devices and associated methods of operations are disclosed therein. In one embodiment, a method of managing memory backup includes in response to a system error being detected, causing a memory controller to disengage from communicating with and controlling a hybrid memory device having a volatile memory module and a non-volatile memory module. The method can also include causing the hybrid memory device to copy data from the volatile memory module to the non-volatile memory module subsequent to disengaging the memory controller communicating with and controlling the storage device and without operating the main processor and the memory controller.Type: GrantFiled: March 11, 2016Date of Patent: June 26, 2018Assignee: Microsoft Technology Licensing, LLCInventors: Mark A. Shaw, Scott Chao-Chueh Lee, Sriram Govindan, Bryan Kelly
-
Patent number: 10001947Abstract: An example computer-implemented method for performing efficient patrol read operations in a storage system including a plurality of disks organized in a RAID array can include determining an I/O load on the storage system, identifying at least one portion of an available storage capacity containing valid data and reading the portion of the available storage capacity containing the valid data. Optionally, the portion of the available storage capacity containing the valid data is the only portion read during the patrol read operations. The method can also include determining whether a medium error exists in the portion of the available storage capacity containing the valid data. If a medium error exists, the method can include fixing the medium error. Additionally, the above operations can optionally be performed only when the I/O load on the storage system is less than a predetermined threshold.Type: GrantFiled: May 2, 2016Date of Patent: June 19, 2018Assignee: American Megatrends, Inc.Inventors: Paresh Chatterjee, Loganathan Ranganathan, Venugopalreddy Mallavaram, Sankarji Gopalakrishnan
-
Patent number: 9904818Abstract: Provided are RFID systems, methods and RFID tags according to various aspects. An infrared (IR) beam, from an IR transmitter, is outputted in a first direction so that an RFID tag with an IR sensor adds a flag to stored data in the RFID tag in response to the RFID tag's IR sensor detecting the IR beam. An RF interrogation signal is outputted by an RFID reader, and a response is received from the RFID tag to the RF interrogation signal. It is determined whether the flag is contained in the RFID tag's response to the RF interrogation signal, and if so, the RFID tag is determined to be in the first direction relative to the IR transmitter.Type: GrantFiled: May 26, 2017Date of Patent: February 27, 2018Assignee: INTERMEC IP CORP.Inventors: Pavel Nikitin, Stephen J. Kelly
-
Patent number: 9891695Abstract: A method and apparatus for flushing and restoring core memory content to and from, respectively, external memory are described. In one embodiment, the apparatus is an integrated circuit comprising a plurality of processor cores, the plurality of process cores including one core having a first memory operable to store data of the one core, the one core to store data from the first memory to a second memory located externally to the processor in response to receipt of a first indication that the one core is to transition from a first low power idle state to a second low power idle state and receipt of a second indication generated externally from the one core indicating that the one core is to store the data from the first memory to the second memory, locations in the second memory at which the data is stored being accessible by the one core and inaccessible by other processor cores in the IC; and a power management controller coupled to the plurality of cores and located outside the plurality of cores.Type: GrantFiled: June 26, 2015Date of Patent: February 13, 2018Assignee: Intel CorporationInventors: Alexander Gendler, Ariel Berkovits, Michael Mishaeli, Nadav Shulman, Sameer Desai, Shani Rehana, Ittai Anati, Hisham Shafi
-
Patent number: 9880783Abstract: Systems and methods for managing transfer of data into and out of a host data buffer of a host are disclosed. In one implementation, a partial write completion module of a storage system retrieves from the host, stores in a memory, and acknowledges retrieving and storing with a partial write completion message, each subset of a larger set of data associated with a host write command. The host may utilize received partial write completion messages to release and use the portion of the host data buffer that had been storing the subset identified in the message rather than waiting to release data associated with the host write command until all the data associated with the command is stored in the memory. The memory in which each subset is stored may be non-volatile memory in the storage device or a shadow buffer on the host or an external memory device.Type: GrantFiled: October 28, 2015Date of Patent: January 30, 2018Assignee: SanDisk Technologies LLCInventors: Rotem Sela, Alon Marcu, Nir Perry, Miki Sapir, Hadas Oshinsky, Julian Vlaiko
-
Patent number: 9883067Abstract: A control apparatus includes a first control unit, a second control unit including a memory for storing information for performing startup processing, and a power supply unit configured to supply electric power to the first control unit and the second control unit, and in a case where electric power is supplied from the power supply unit to the second control unit, whether a startup state of the second control unit is normal is determined. In a case where the startup state of the second control unit is determined to be normal, the power supply unit supplies electric power to the first control unit. In a case where the startup state of the second control unit is determined to be not normal, to power supply to the memory from a backup power supply for the memory is stopped so as to clear the memory of the second control unit.Type: GrantFiled: February 4, 2015Date of Patent: January 30, 2018Assignee: CANON KABUSHIKI KAISHAInventor: Yasuhiro Kozuka
-
Patent number: 9870281Abstract: A Data Storage Device (DSD) includes a disk for storing data, a volatile memory for temporarily storing data to be written on the disk, and a Non-Volatile Solid-State Memory (NVSM) for storing data. Data is stored in the volatile memory in preparation for writing the data on the disk. The data is written from the volatile memory onto the disk, and it is determined whether the data written on the disk is qualified as written. In the event of an unexpected power loss, a portion of unqualified data that has not been qualified as written is transferred from the volatile memory to the NVSM.Type: GrantFiled: March 20, 2015Date of Patent: January 16, 2018Assignee: Western Digital Technologies, Inc.Inventors: Asif F. Gosla, Scott E. Burton, Chiranjeb Mondal
-
Patent number: 9837166Abstract: A data storage device includes a controller configured to control data to be written in a first page; and a nonvolatile memory device configured to perform a write operation for writing the data, according to whether the first page is written or not, wherein the nonvolatile memory device provides a state information including an overwrite information meaning whether the write operation has caused an overwrite, to the controller.Type: GrantFiled: June 17, 2016Date of Patent: December 5, 2017Assignee: SK Hynix Inc.Inventors: Hyun Jun Kim, Byeong Gyu Park, Joong Seob Yang
-
Patent number: 9824734Abstract: Disclosed is a memory system. The memory system includes a volatile memory device configured to exchange data with a host through a first channel, a nonvolatile memory device, and a memory controller connected with the volatile memory device through a second channel. The memory controller detects a request of the host or a power state and controls the volatile memory device and the nonvolatile memory device based on the detection result such that data stored in the volatile memory device is backed up in the nonvolatile memory device through the second channel. The volatile memory device includes a first interface for communicating with the host through the first channel and a second interface for communicating with the memory controller through the second channel.Type: GrantFiled: April 8, 2016Date of Patent: November 21, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Youngjin Cho, Younggeun Lee, Han-Ju Lee, Hyo-Deok Shin
-
Patent number: 9811456Abstract: In one form, a data processor comprises a memory accessing agent and a memory controller. The memory accessing agent selectively initiates read accesses to and write accesses from a memory. The memory controller is coupled to the memory accessing agent and is adapted to be coupled to the memory and to access the memory using a start-gap wear-leveling algorithm. The memory controller is adapted to maintain a metadata log in a region of the memory and to store in the metadata log a start address and a gap address used in the start-gap wear-leveling algorithm, and upon initialization to access the metadata log to retrieve an initial start address and an initial gap address for use in the start-gap wear-leveling algorithm. In another form, a memory module may comprise a memory buffer including such a memory controller.Type: GrantFiled: November 26, 2014Date of Patent: November 7, 2017Assignee: Advanced Micro Devices, Inc.Inventor: David A. Roberts
-
Patent number: 9753828Abstract: Maintaining failure survivability in a storage system includes determining a save time corresponding to an amount of time needed to transfer system data from volatile memory to non-volatile memory, determining a threshold corresponding to time for batteries to run while transferring data from volatile memory to non-volatile memory after a power loss, and providing an indication in response to the save time being greater than the threshold. The system may include a plurality of directors and the save time and the threshold may be determined for each of the directors. Determining a threshold may include determining an amount of battery time provided by battery power following power loss and multiplying the amount of battery time by a factor less than one, such as 0.8.Type: GrantFiled: August 20, 2015Date of Patent: September 5, 2017Assignee: EMC IP Holding Company LLCInventors: Preston F. Crow, Preethi Natarajan, Steven T. McClure
-
Patent number: 9727111Abstract: A control device for current switching includes: a universal serial bus on-the-go (USB OTG) interface for connecting to a first device; a universal serial bus (USB) interface for connecting to a second device; a booster current-limiting circuit connected between the USB OTG interface and the USB interface, where the booster current-limiting circuit, the USB OTG interface, and the USB interface form a line for the device to supply power to a device; and a measuring and controlling unit connected to the booster current-limiting circuit, where the measuring and controlling unit is configured to change, after a current switching request is received, a resistance value of a current-limiting circuit in the booster current-limiting circuit, so that the first device supplies a corresponding current to the second device. The control device for current switching and the electronic device can improve universality of the control device for current switching.Type: GrantFiled: June 11, 2014Date of Patent: August 8, 2017Assignee: Huawei Device Co., Ltd.Inventor: Shunhai Xu
-
Patent number: 9690664Abstract: The present invention provides a storage system capable of preventing data loss when power failure or other failures occur to an external power supply, by determining whether the capacity corresponding to the write data can be saved from a volatile memory to a nonvolatile memory based on a charged capacity of a battery used as an internal power supply and a non-backed-up (not yet backed-up) data capacity from the volatile memory to the nonvolatile memory, when storing data from a host computer or a system drive to the volatile memory of the storage system. If it is determined that saving of data is possible, an area corresponding to the write data capacity is allocated in the volatile memory and data is written to the allocated area, but if it is determined that saving of data is not possible, the writing of data is suppressed.Type: GrantFiled: March 13, 2014Date of Patent: June 27, 2017Assignee: HITACHI, LTD.Inventors: Kyohei Ide, Naoki Moritoki, Sumihiro Miura
-
Patent number: 9665750Abstract: Provided are RFID systems, methods and RFID tags according to various aspects. An infrared (IR) beam, from an IR transmitter, is outputted in a first direction so that an RFID tag with an IR sensor adds a flag to stored data in the RFID tag in response to the RFID tag's IR sensor detecting the IR beam. An RF interrogation signal is outputted by an RFID reader, and a response is received from the RFID tag to the RF interrogation signal. It is determined whether the flag is contained in the RFID tag's response to the RF interrogation signal, and if so, the RFID tag is determined to be in the first direction relative to the IR transmitter.Type: GrantFiled: December 2, 2015Date of Patent: May 30, 2017Assignee: INTERMEC IP CORPInventors: Pavel Nikitin, Stephen J. Kelly
-
Patent number: 9651398Abstract: A method for checking a total distance travelled by a motor vehicle and displaying the total distance in the motor vehicle includes: detecting a change in a component of a control device of the motor vehicle, change in the component being irreversible and taking place over a time period; assigning the magnitude and/or type of the change in the component to a comparison distance, related to the time period, travelled by the motor vehicle; comparing a distance detected by an odometer of the motor vehicle during the time period with the comparison distance; and an operator of the motor vehicle retrieving a result of the comparison or the operator receiving an automatic transmission of the result of the comparison.Type: GrantFiled: November 28, 2013Date of Patent: May 16, 2017Assignee: Continental Automotive GmbHInventors: Ulrich Deml, Ralf Lenninger
-
Patent number: 9645894Abstract: A data storage device and a flash memory control method with a power recovery design. A microcontroller is configured to allocate a flash memory to provide a first block from the blocks to work as a run-time write block for reception of write data. During a power recovery process due to an unexpected power-off event that interrupted write operations on the first block, the microcontroller is configured to allocate the flash memory to provide a second block from the blocks for complete data recovery of the first block and to replace the first block as the run-time write block.Type: GrantFiled: November 6, 2014Date of Patent: May 9, 2017Assignee: SILICON MOTION, INC.Inventors: Chien-Cheng Lin, Chia-Chi Liang, Chang-Chieh Huang, Jie-Hao Lee
-
Patent number: 9645829Abstract: Examples may include communicating with a controller for a non-volatile dual in-line memory module through a system management bus (SMBus) interface. In some examples, selective assertion of bits maintained in registers accessible through the SMBus interface may enable communication with the controller. The selective assertion may be based on a register map.Type: GrantFiled: June 30, 2014Date of Patent: May 9, 2017Assignee: INTEL CORPORATIONInventors: Sarathy Jayakumar, Mohan J. Kumar, Adam J. Brooks, George Vergis
-
Patent number: 9632935Abstract: In some embodiments, a method for controlling a cache having a volatile memory and a non-volatile memory during a power up sequence is provided. The method includes receiving, at a controller configured to control the cache and a storage device associated with the cache, a signal indicating whether the non-volatile memory includes dirty data copied from the volatile memory to the non-volatile memory during a power down sequence, the dirty data including data that has not been stored in the storage device. In response to the received signal, the dirty data is restored from the non-volatile memory to the volatile memory, and flushed from the volatile memory to the storage device.Type: GrantFiled: March 10, 2015Date of Patent: April 25, 2017Assignee: Dell Products L.P.Inventors: Jacob Cherian, Marcelo Saraiva, Shane Chiasson, Gary Kotzur, Douglas Huang, Anand Nunna, William Lynn
-
Patent number: 9607664Abstract: A memory device and techniques for its operation are presented. After operating on power received from a host, the memory device determines that it is no longer receiving host power and, in response, activates a power source on the memory device itself. Using this reserve power, the memory device can then perform data management operations. The techniques can also be applied to a digital appliance having a non-volatile memory. The memory device or digital appliance can prioritize its memory management operation during the host/user operating window based on the ability to perform these operations outside of the host/user operating window.Type: GrantFiled: September 27, 2007Date of Patent: March 28, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Arjun Kapoor, Rajeev Nagabhirava, Dhaval Parikh
-
Patent number: 9600283Abstract: Methods and apparatuses for reducing power consumption of processor switch operations are disclosed. One or more embodiments may comprise specifying a subset of registers or state storage elements to be involved in a register or state storage operation, performing the register or state storage operation, and performing a switch operation. The embodiments may minimize the number of registers or state storage elements involved with the standby operation by specifying only the subset of registers or state storage elements, which may involve considerably fewer than the total number of registers or state storage or elements of the processor. The switch operation may be switch from one mode to another, such as a transition to or from a sleep mode, a context switch, or the execution of various types of instructions.Type: GrantFiled: September 15, 2015Date of Patent: March 21, 2017Assignee: Intel CorporationInventors: Ethan Schuchman, Hong Wang, Chris Weaver, Belliappa M. Kuttanna, Asit Mallick, Vivek K. De, Per Hammarlund
-
Patent number: 9548108Abstract: A Virtual-Memory Device (VMD) driver and application execute on a host to increase endurance of flash memory attached to a Super Enhanced Endurance Device (SEED) or Solid-State Drive (SSD). Host accesses to flash are intercepted by the VMD driver using upper and lower-level filter drivers and categorized as data types of paging files, temporary files, meta-data, and user data files, using address ranges and file extensions read from meta-data tables. Paging files and temporary files are optionally written to flash. Full-page and partial-page data are grouped into multi-page meta-pages by data type before storage by the SSD. Ramdisks and caches for storing each data type in the host DRAM are managed and flushed to the SSD by the VMD driver. Write dates are stored for pages or blocks for management functions. A spare/swap area in DRAM reduces flash wear. Reference voltages are adjusted when error correction fails.Type: GrantFiled: December 18, 2014Date of Patent: January 17, 2017Assignee: Super Talent Technology, Corp.Inventors: Frank Yu, Abraham C. Ma, Shimon Chen, Yi Syu Yan
-
Patent number: 9547589Abstract: A flash drive has increased endurance and longevity by reducing writes to flash. An Endurance Translation Layer (ETL) is created in a DRAM buffer and provides temporary storage to reduce flash wear. A Smart Storage Switch (SSS) controller assigns data-type bits when categorizing host accesses as paging files used by memory management, temporary files, File Allocation Table (FAT) and File Descriptor Block (FDB) entries, and user data files, using address ranges and file extensions read from FAT. Paging files and temporary files are never written to flash. Partial-page data is packed and sector mapped by sub-sector mapping tables that are pointed to by a unified mapping table that stores the data-type bits and pointers to data or tables in DRAM. Partial sectors are packed together to reduce DRAM usage and flash wear. A spare/swap area in DRAM reduces flash wear. Reference voltages are adjusted when error correction fails.Type: GrantFiled: December 18, 2014Date of Patent: January 17, 2017Assignee: Super Talent Technology, Corp.Inventors: Frank Yu, Abraham C. Ma, Shimon Chen
-
Patent number: 9530461Abstract: Techniques to utilize a very low power state with a memory subsystem that includes one or more non-volatile memory devices and a volatile memory system. A memory controller is coupled with the one or more non-volatile memory devices and the volatile memory system. The memory controller comprising at least an embedded control agent and memory locations to store state information. The memory controller to selectively enable and disable the one or more non-volatile memory devices. The memory controller transfers the state information to the volatile memory system prior to entering a low power state. Control circuitry is coupled with the memory controller. The control circuitry to selectively enable and disable operation of the memory controller.Type: GrantFiled: June 29, 2012Date of Patent: December 27, 2016Assignee: Intel CorporationInventors: Jason B. Akers, Knut S. Grimsrud, Robert J. Royer, Jr., Richard P. Mangold, Sanjeev Trika
-
Patent number: 9437252Abstract: A semiconductor memory apparatus is capable of improving the alignment margin for a bank and sufficiently ensuring a space for forming a global input/output line. The semiconductor memory apparatus includes a stack bank structure having at least two sub-banks continuously stacked without disconnection of data signal lines, and a control block arranged at one side of the stack bank structure to simultaneously control column-related signals of the sub-banks.Type: GrantFiled: August 19, 2015Date of Patent: September 6, 2016Assignee: SK hynix Inc.Inventors: Seung Wook Kwak, Sang Hoon Shin, Keun Soo Song
-
Patent number: 9406623Abstract: Semiconductor devices are described, along with methods and systems that include them. One such device includes a diffusion region in a semiconductor material, a terminal coupled to the diffusion region, and a field plate coupled to the terminal and extending from the terminal over the diffusion region to shield the diffusion region. Additional embodiments are also described.Type: GrantFiled: October 6, 2014Date of Patent: August 2, 2016Assignee: Micron Technology, Inc.Inventors: Vladimir Mikhalev, Michael Smith, Henry J. Fulford, Puneet Sharma, Zia A. Shafi
-
Patent number: 9400817Abstract: Disclosed herein are system, method, and computer program product embodiments for sorting a disarranged index keys in an index. First an operation is performed on a table that includes an index set on at least one column, where the operation causes the index keys in the index to become disarranged. The disarranged index keys are rearranged into a proper order using an in-place index sort. To rearrange the index keys in the index, a determination is made whether the index is a tail-end index and whether the index is a fixed-size index. Based on the determination, the in-place index sort is performed on the index, where the in-place index sort arranges the index keys in the index into the proper order.Type: GrantFiled: December 31, 2013Date of Patent: July 26, 2016Assignee: SYBASE, INC.Inventor: Elton Wildermuth
-
Patent number: 9401215Abstract: A method for driving a nonvolatile memory device includes performing an erase operation with respect to a plurality of memory cells, stopping the erase operation by a suspend command, calculating a residual time of the erase operation that has not yet been performed, performing a first operation, comparing a first vacant time between a completion time point of the first operation and a start time point of a second operation with the residual time, performing the erase operation that has not yet been performed if the residual time is equal to or shorter than the first vacant time, and performing the second operation if the residual time is longer than the first vacant time.Type: GrantFiled: January 7, 2015Date of Patent: July 26, 2016Assignee: Samsung Electronics Co., Ltd.Inventor: Bong-Kil Jung
-
Patent number: 9396358Abstract: A method and apparatuses for securing an integrated circuit (IC) with a self-destruction mechanism are provided. The IC has a tamper detect circuit that will detect unwanted or unauthorized access to the IC. The IC may store configuration and user data in a memory module. The memory module may be an internal or an external non-volatile or volatile memory source. Configuration and user data stored in the memory module is erased when a tamper condition is detected. The IC is powered down after the erase operation is completed. When the IC is powered down, data stored in a static random access memory (SRAM) module in the IC is erased. When the IC is powered up again, the IC will be in a non-operative state as the configuration data has been completely erased.Type: GrantFiled: January 19, 2010Date of Patent: July 19, 2016Assignee: Altera CorporationInventor: Chee Wai Yap
-
Patent number: 9389665Abstract: A system and method may monitor a mission critical processor power supply and recover from an intermittent power interruption. A subsystem of one or more processors may be tasked with a power monitoring function enabling processor self-monitoring and recovery. The subsystem monitors the power state of the processors and should a power interruption be sensed, the subsystem may be directed by a memory source external to the primary memory source for normal system operation. The subsystem directs each processing function within each processor to disable and remain disabled until the power interruption ceases. Once the power interruption is complete, the subsystem directs each processing function to refresh and restore to a previous state of full functionality.Type: GrantFiled: June 19, 2015Date of Patent: July 12, 2016Assignee: Rockwell Collins, Inc.Inventor: John L. Hagen
-
Patent number: 9355687Abstract: A storage circuit includes a volatile storage portion in which storage of a data signal is controlled by a clock signal and an inverted clock signal, and a nonvolatile storage portion in which a data signal supplied to the volatile storage portion can be held even after supply of power supply voltage is stopped. A wiring which supplies a power supply voltage and is connected to a protective circuit provided for a wiring for supplying the clock signal is provided separately from a wiring which supplies a power supply voltage and which is connected to the storage circuit. The timing of stop and restart of supply of the power supply voltage supplied to the wiring which is connected to the protective circuit is different from that of stop and restart of supply of the power supply voltage supplied to the wiring which is connected to the storage circuit.Type: GrantFiled: June 17, 2014Date of Patent: May 31, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Masashi Fujita
-
Patent number: 9316700Abstract: A medical infusion pump and a method for logging a power source voltage of a medical infusion pump are disclosed. The medical pump may include a power source, a processor, and a voltage supervisor which responds if a voltage (VDD) drops to a response voltage level which is above a reset voltage level of the processor. When the voltage supervisor responds, the processor start logging the voltage (Vbat) of the power source in a memory, thus generating a voltage log. The memory maintains the logged data when the power supply by the power source is interrupted, thus enabling retrospective analysis of the voltage log.Type: GrantFiled: February 6, 2014Date of Patent: April 19, 2016Assignee: Roche Diabetes Care, Inc.Inventors: Reto Aeschlimann, Thomas Rufer
-
Patent number: 9189385Abstract: Scalable control/management data structures enable optimizing performance and/or attempting to achieve a particular performance target of an SSD in accordance with host interfacing, number of NVM devices, NVM characteristics and size, and NVM aging and performance decline. Pre-scaled data structures are included in SSD controller firmware loadable at system initialization. Static data structure configurations enable load-once-operate-for-product-lifetime operation for consumer applications. Dynamic configurations provide sequences of data structures pre-scaled to optimize operation as NVM ages and performance declines. Pre-configured adjustments in data structure size included in consecutive configurations periodically replace earlier configurations at least one time during product lifetime, producing a periodic rescaling of data structure size to track changes in aging NVM.Type: GrantFiled: October 15, 2012Date of Patent: November 17, 2015Assignee: Seagate Technology LLCInventors: Earl T. Cohen, Timothy Lawrence Canepa
-
Patent number: 9128618Abstract: A non-volatile memory controller, system and method capable of processing a next request as an interrupt before completing a current operation are disclosed. The non-volatile memory system includes a first memory storing meta data loaded from a flash memory; a second memory storing the meta data copied from the first memory; and a flash memory controller copying the meta data from the first memory to the second memory, changing the meta data in the second memory, and then re-copying the changed meta data from the second memory to the first memory during a first-type operation that requires changes in the meta data.Type: GrantFiled: December 12, 2014Date of Patent: September 8, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Change-hee Lee, Jung-Been Im, Jung-Yeon Yoon, Young-Goo Ko, Dong-Hyun Song
-
Patent number: 9110649Abstract: A storage apparatus that includes a power supply unit that supplies power to a controller when power supply from the outside to a storage apparatus stops, a surplus power determination unit that determines surplus power that is power, which is to be supplied by the power supply unit and by which power for the saving of data into a nonvolatile memory is exceeded, a target voltage determination unit that determines a first target voltage based on the surplus power, and a charging processing unit that carries out a charging process for the power supply unit with a first current value until the first target voltage reached and that carries out a charging process for the power supply unit with a second current value lower than the first current value until a second target voltage higher than the first target voltage is reached from the first target voltage.Type: GrantFiled: June 24, 2013Date of Patent: August 18, 2015Assignee: FUJITSU LIMITEDInventor: Shinnosuke Matsuda
-
Patent number: 9076022Abstract: A biometric trait capture device includes a biometric trait capture sensor contained in a housing and configured to capture biometric data, such as a handwritten signature or other biometric trait(s) of a signor, in digitized form. A memory is provided in the housing and is not electronically accessible from outside of the housing. A value, such as an encryption key, is stored in the memory. A memory-erasure device erases or overwrites the value in response to an opening of the housing, thereby providing information indicating that the biometric trait capture device has possibly been tampered with by an unauthorized person.Type: GrantFiled: October 26, 2012Date of Patent: July 7, 2015Assignee: StepOver GmbHInventor: Andreas Guenther
-
Patent number: 9039206Abstract: A projection display apparatus may include a light source, a power supply unit, a detecting unit, a nonvolatile memory, a capacitor, and a control unit. The power supply unit supplies power from an external power supply to the light source power derived from the received power. The detecting unit detects a cut-off state in which no or no sufficient power is being received by the power supply unit. The capacitor accumulates charges in response to power being received. Following detection of the cut-off state and even after turning off the light source, the control unit is operable to carry out a data storage operation in which at least part of the data is stored in the nonvolatile memory, wherein power to carry out the data storage operation is obtained from the charges previously accumulated by the capacitor.Type: GrantFiled: August 23, 2011Date of Patent: May 26, 2015Assignee: Canon Kabushiki KaishaInventor: Hitoshi Yasuda
-
Patent number: 9042197Abstract: Systems and methods for early warnings of power loss in solid state storage drives are disclosed. Early warnings of power loss can be used to power the drive to force the drive into a low power states before the energy in backup power sources, such as backup capacitors, is used. The low power states can allow for the reduction of power use by the drive which can provide cost savings and reduction in the risk that the drive will be rendered reconfigurable by a power failure event.Type: GrantFiled: September 6, 2013Date of Patent: May 26, 2015Assignee: Western Digital Technologies, Inc.Inventors: Michael S. Allison, Stephen J. Silva, Johnny A. Lam, Matthew Call
-
Patent number: 9036444Abstract: Method and system are provided for handling data when power failure from a primary power source of a storage system is detected. The system provides a first memory and a second memory. The first memory is primarily used to store data when the primary power source is operating. If a power failure is detected, a first indicator is set to indicate that data is stored or being transferred to the second memory. Thereafter, data is transferred from the first memory to the second memory. Any errors during the transfer are logged. Once power is restored, data is transferred back to the first memory. A second indicator is set to indicate that there is no data at the second memory.Type: GrantFiled: March 10, 2011Date of Patent: May 19, 2015Assignee: NETAPP, INC.Inventors: Joshua Silberman, Wayne Ando, David Robles, William McGovern
-
Patent number: RE47621Abstract: A high security microcontroller (such as in a point of sale terminal) includes tamper control circuitry for detecting vulnerability conditions: a write to program memory before the sensitive financial information has been erased, a tamper detect condition, the enabling of a debugger, a power-up condition, an illegal temperature condition, an illegal supply voltage condition, an oscillator fail condition, and a battery removal condition. If the tamper control circuitry detects a vulnerability condition, then the memory where the sensitive financial information could be stored is erased before boot loader operation or debugger operation can be enabled. Upon power-up if a valid image is detected in program memory, then the boot loader is not executed and secure memory is not erased but rather the image is executed. The tamper control circuitry is a hardware state machine that is outside control of user-loaded software and is outside control of the debugger.Type: GrantFiled: June 22, 2016Date of Patent: September 24, 2019Assignee: Maxim Integrated Products, Inc.Inventors: Peter C. Hsiang, Raymond O. Chock, Mark Hess