Multiplexing Patents (Class 365/230.02)
-
Patent number: 7778061Abstract: Various embodiments of the present invention are directed to crossbar-memory systems to methods for writing information to and reading information stored in such systems. In one embodiment of the present invention, a crossbar-memory system comprises a first layer of microscale signal lines, a second layer of microscale signal lines, a first layer of nanowires configured so that each first layer nanowire overlaps each first layer microscale signal line, and a second layer of nanowires configured so that each second layer nanowire overlaps each second layer microscale signal line and overlaps each first layer nanowire. The crossbar-memory system includes nonlinear-tunneling resistors configured to selectively connect first layer nanowires to first layer microscale signal lines and to selectively connect second layer nanowires to second layer microscale signal lines.Type: GrantFiled: October 16, 2006Date of Patent: August 17, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Warren Robinett, Philip J. Kuekes
-
Patent number: 7773451Abstract: A circuit for transforming memory address is disclosed. A first memory address is transformed into a second memory address with more bits than the first memory address for providing a memory. The memory space is an even multiple of the maximum of the first memory address. Therefore a large memory can be used as a small memory.Type: GrantFiled: July 19, 2007Date of Patent: August 10, 2010Assignee: Zi San Electronics Corp.Inventor: Ju-Pai Lin
-
Patent number: 7768840Abstract: A computer-implemented method for creating an integrated circuit, IC, test engine for testing a proposed IC memory array using new memory structural model. An IC designer inputs the number of words that can be stored and a column multiplexer ratio in a proposed IC memory array. A selection of one or more procedures is made from a library of computer-readable procedures. Each of the procedures is to produce one or more structural primitives that describe certain physical layout features of the proposed IC memory array, without analyzing a CAD layout file of the proposed IC memory array. The library of procedures as a whole translates between a physical model of a family of IC memory arrays and a user interface model of the family. A data background, DB, pattern is produced to be used by the test engine in testing the proposed IC memory array. This is done by executing the selected one or more procedures, wherein these procedures take as input the received number of words and column multiplexer size.Type: GrantFiled: August 29, 2007Date of Patent: August 3, 2010Assignee: Virage Logic CorporationInventors: Karen Aleksanyan, Karen Amirkhanyan, Samvel Shoukourian, Valery Vardanian, Yervant Zorian
-
Patent number: 7768848Abstract: A circuit, method, and computer readable medium for on-chip measuring of noise margins in a memory device memory device are disclosed. The on-chip method includes electrically coupling at least a first circuit to a memory cell. A voltage divider is electrically coupled to at least a first voltage and a second voltage. A multiplexer circuit is electrically coupled to the voltage divider. The multiplexer selects one of the first voltage and second voltage for producing a test voltage. A selecting line is electrically coupled to a force\measure network. A comparator is coupled to the force\measure network. The force-measure network supplies the test voltage to the comparator and a measured voltage to the comparator for determining when the measured voltage exceeds the test voltage.Type: GrantFiled: November 5, 2007Date of Patent: August 3, 2010Assignee: International Business Machines CorporationInventors: Keith A. Jenkins, Kevin G. Stawiasz
-
Patent number: 7760562Abstract: A pseudo-dual port memory address multiplexing system includes a control circuit operative to identify a read request and a write request to be accomplished during a single clock cycle. A self time tracking circuit monitors a read operation and generates a switching signal when the read operation is determined to be complete. A multiplexer is responsive to the switching signal for selectively providing a read address and a write address to a memory address unit at the proper time.Type: GrantFiled: March 13, 2008Date of Patent: July 20, 2010Assignee: Qualcomm IncorporatedInventors: Chang Ho Jung, Cheng Zhong
-
Patent number: 7751265Abstract: In a semiconductor device including a plurality of memory units and a method of testing the same, the semiconductor device includes a plurality of memory units each comprising a plurality of input lines; and an input unit configured to provide a plurality of test signals to the input lines, respectively, included in each of the memory units in response to a test enable signal. A data input/output unit can be configured to receive Z-bit data from test equipment and to distribute the Z-bit data to the plurality of memory units in response to the test enable signal, where Z is a natural number. The data input/output unit outputs K-bit data, which are output from each of the plurality of memory units, through data input/output lines included in the plurality of memory units in response to the test enable signal, where K?Z and K is a natural number.Type: GrantFiled: December 10, 2007Date of Patent: July 6, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jin Ho So, Kwang Hyun Kim, Chan Jin Park
-
Patent number: 7727820Abstract: This disclosure relates to misalignment-tolerant processes for fabricating multiplexing/demultiplexing architectures. One process enables fabricating a multiplexing/demultiplexing architecture at a tolerance greater than a pitch of conductive structures with which the architecture is capable of communicating. Another process can enable creation of address elements and conductive structures having substantially identical widths.Type: GrantFiled: April 30, 2004Date of Patent: June 1, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Xiaofeng Yang, Sriram Ramamoorthi, Galen H. Kawamoto
-
Patent number: 7729197Abstract: Some embodiments include a delay line configured to apply a delay to an input signal to provide an output signal; an input circuit configured to provide the input signal based on a first signal, such that the cycle time of the input signal is different from a cycle time of the first signal; an output circuit configured to provide a second signal based on the output signal, the second signal having a cycle time different from a cycle time of the output signal; and a controller configured to adjust the delay to control a timing relationship between the first signal and the second signal. Other embodiments are described and claimed.Type: GrantFiled: February 9, 2009Date of Patent: June 1, 2010Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Paul A. Silvestri
-
Patent number: 7715267Abstract: A driving circuit includes a first switch, a first driver and a second driver. The first switch has a first terminal coupled to a first voltage. The first driver includes a second switch and a third switch. The second switch has a first terminal coupled to a second terminal of the first switch, and a second terminal coupled to a first capacitor. The third switch has a first terminal coupled to the second terminal of the second switch, and a second terminal coupled to a second voltage. The second driver includes a fourth switch and a fifth switch. The fourth switch has a first terminal coupled to the second terminal of the first switch, and a second terminal coupled to a second capacitor. The fifth switch has a first terminal coupled to the second terminal of the fourth switch, and a second terminal coupled to the second voltage.Type: GrantFiled: July 18, 2007Date of Patent: May 11, 2010Assignee: Macronix International Co., Ltd.Inventors: Chung-Kuang Chen, Chun-Hsiung Hung
-
Patent number: 7715269Abstract: A semiconductor memory device includes a plurality of input/output (I/O) ports, a plurality of memory cell arrays and a region configurator. The region configurator is adapted to hold share region information about at least one share region. In the memory cell arrays, at least one share region accessible through the I/O ports is configured on the basis of the share region information.Type: GrantFiled: August 21, 2007Date of Patent: May 11, 2010Assignee: Elpida Memory, Inc.Inventor: Kazuhiko Kajigaya
-
Patent number: 7715271Abstract: A memory unit includes width decoding logic enabling data to be accessed in a memory array at different data widths. To improve memory access speed, the memory unit also includes dedicated read output paths for accessing data at the full data width of the memory array. The dedicated read output paths bypass the width decoding logic and provide data from the memory array directly to a data bus, thereby providing improved memory performance when width decoding is not needed. The memory unit can be incorporated in programmable devices and a programmable device configuration can select either the read bypass paths or the width decoding logic. Hardware applications that require width decoding and improved memory access speed can utilize additional programmable device resources outside the memory unit to register the full width data from the memory unit and convert it to a different data width.Type: GrantFiled: July 21, 2008Date of Patent: May 11, 2010Assignee: Altera CorporationInventors: Haiming Yu, Wei Yee Koay
-
Publication number: 20100110813Abstract: Memories, precharge control circuits, methods of controlling, and methods of utilizing are disclosed, including precharge control circuits for a memory having at least one bank of memory. One such control circuit includes at least one precharge preprocessor circuit. The precharge preprocessor circuit is coupled to a respective bank of memory and is configured to prevent precharge of the respective bank of memory until after execution of buffered write commands issued to the respective bank of memory is completed.Type: ApplicationFiled: November 6, 2008Publication date: May 6, 2010Applicant: Micron Technology, Inc.Inventors: Alan J. Wilson, Victor Wong, Jeffrey P. Wright
-
Publication number: 20100103761Abstract: Apparatus and methods are disclosed, such as those involving a memory device. One such memory device includes a memory array including a sub-array that includes a first number of columns of memory cells, and one or more global input/output (I/O) lines shared by the first number of columns for data transmission. The memory device also includes one or more multiplexers/demultiplexers, wherein each of the multiplexers/demultiplexers is electrically coupled to one or more, but not all, of the global I/O lines. The memory device further includes a plurality of local I/O lines, each configured to provide a data path between one of the multiplexers/demultiplexers and one or more, but less than the first number, of the columns in the sub-array. This configuration allows local I/O line repairability with fewer redundant elements, and shorter physical local I/O lines, which translate to improved speed and die size reduction.Type: ApplicationFiled: October 27, 2008Publication date: April 29, 2010Applicant: Micron Technology, Inc.Inventor: Vikram Bollu
-
Patent number: 7701799Abstract: A semiconductor device may include a decoder for decoding a plurality of internal command signals and outputting a first Y-address enabling signal; a Y-address enabling signal generator for receiving the first Y-address enabling signal and outputting a second Y-address enabling signal having a predetermined enabled period; a multiplexer (MUX) for receiving the first Y-address enabling signal and the second Y-address enabling signal and selectively outputting any one thereof as a Y-address enabling signal; and a MUX controller for controlling the MUX such that the MUX selects any one of the first Y-address enabling signal or second Y-address enabling signal according to an operation mode of the semiconductor device.Type: GrantFiled: July 18, 2006Date of Patent: April 20, 2010Assignee: Hynix Semiconductor Inc.Inventor: Min Young You
-
Publication number: 20100091598Abstract: A semiconductor memory apparatus includes a first data selection section inputted with the first data and second data and output one of the first data and the second data as first selection data in response to an address signal, a second data selection section inputted with the second data and the first selection data and output one of the second data and the first selection data as second selection data depending upon an input and output mode, and a data output section configured to be inputted with the first and second selection data and output first and second output data.Type: ApplicationFiled: December 30, 2008Publication date: April 15, 2010Inventors: Kyung Hoon KIM, Sang Sic YOON, Hong Bae KIM
-
Publication number: 20100091581Abstract: A memory device, and method of operation of such a device, are provided. The memory device comprises an array of memory cells arranged in a plurality of rows and a plurality of columns, at least one bit line being associated with each column. Column multiplexer circuitry is coupled to the plurality of columns, for inputting write data into a selected column during a write operation and for outputting an indication of read data sensed from a selected column during a read operation. The column multiplexer circuitry comprises a single pass gate transistor per bit line, and latch circuitry is then used to detect the read data from the indication of read data output by the column multiplexer circuitry during the read operation, and to store that detected read data. Such an approach provides a particularly area efficient construction for the column multiplexer circuitry whilst enabling correct evaluation of the read data held in the addressed memory cell.Type: ApplicationFiled: October 14, 2008Publication date: April 15, 2010Applicant: ARM LIMITEDInventors: Nicolaas Klarinus Johannes Van Winkelhoff, Bastien Jean Claude Aghetti
-
Memory architecture having multiple partial wordline drivers and contacted and feed-through bitlines
Patent number: 7697364Abstract: Various embodiments are disclosed relating to a memory circuit architecture. In an example embodiment, which may accommodate a change to a new memory size or cell aspect ratio, while migrating between different process nodes or the same process generation, while retaining at least a portion of the periphery circuitry, a memory circuit architecture may be employed in which the memory array is divided into an upper half and a lower half, thereby splitting the cache Ways among the two halves. The wordline may be split among the two array halves, with each half driven by a half wordline driver. Also, in another embodiment, two sets of bitlines may be provided for each column, including a contacted set of bitlines and a feed-through set of bitlines.Type: GrantFiled: December 1, 2005Date of Patent: April 13, 2010Assignee: Broadcom CorporationInventors: Raymond Jit-Hung Sung, Dongwook Suh, Daniel Rodriguez -
Patent number: 7684278Abstract: Method and apparatus for implementing first-in-first-out (FIFO) memories using time-multiplexed memory in an integrated circuit are described. A block random access memory (BRAM) circuit embedded in the integrated circuit is provided. The BRAM includes at least one port responsive to a respective at least one BRAM clock signal. FIFO logic is configured to implement a plurality of FIFOs in the BRAM having a plurality of interfaces. Multiplexer logic is configured to selectively couple the plurality of output interfaces of the FIFO logic to the at least one port of the BRAM circuit responsive to at least one FIFO clock signal. Each of the at least one BRAM clock signal has at least twice the frequency of a respective one of the at least one FIFO clock signal.Type: GrantFiled: August 26, 2008Date of Patent: March 23, 2010Assignee: XILINX, Inc.Inventors: Paul R. Schumacher, Mark Paluszkiewicz, Kornelis A. Vissers
-
Publication number: 20100061174Abstract: AY-decoder includes a selection unit and a Y-MUX. The selection unit is coupled to the memory array for selecting the column lines. The Y-MUX is coupled to the selection unit for supplying a voltage to the selected column line. The Y-MUX includes a first switch, a second switch, a third switch and a fourth switch coupled in parallel. The first switch and the second switch are respectively for receiving a first shielding voltage and a second shielding voltage. The third switch and the fourth switch are respectively for receiving a first sensing voltage and a second sensing voltage.Type: ApplicationFiled: September 5, 2008Publication date: March 11, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chung-Kuang CHEN, Han-Sung CHEN, Chun-Hsiung HUNG
-
Patent number: 7672190Abstract: A circuit and method are provided that eliminate race conditions in data storage devices. Generally, the circuit includes: (i) an input latch to which an address signal (ADD) is applied; (ii) a multiplexer (MUX) to which the ADD is coupled from the input latch and through which an output is supplied to an output latch; (iii) an address valid signal (ADV) input coupled to the output latch and to which an ADV is applied to close the output latch supplying the output to a circuit output; and (iv) a middle latch coupled between the input latch and the MUX to hold the ADD applied to the MUX until the output latch closes, independent of a change in the ADD applied to the input latch. Preferably, the circuit includes control logic configured to close the middle latch on a rising edge of ADV and reopen it when the output latch closes.Type: GrantFiled: December 12, 2007Date of Patent: March 2, 2010Assignee: Cypress Semiconductor CorporationInventors: Syed Babar Raza, Nabil Masri
-
Patent number: 7672173Abstract: For each memory block, a predecoder for predecoding an applied address signal, an address latch circuit for latching the output signal of the predecoder, and a decode circuit for decoding an output signal of the address latch circuit and performing a memory cell selecting operation in a corresponding memory block are provided. Propagation delay of latch predecode signals can be made smaller and the margin for the internal read timing can be enlarged. In addition, the internal state of the decoder and memory cell selection circuitry are reset to an initial state when a memory cell is selected and the internal data output circuitry is reset to an initial state in accordance with a state of internal data reading. Thus, a non-volatile semiconductor memory device that can decrease address skew and realize an operation with sufficient margin is provided.Type: GrantFiled: September 20, 2007Date of Patent: March 2, 2010Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Tsukasa Ooishi, Tomohiro Uchiyama, Shinya Miyazaki
-
Publication number: 20100046280Abstract: A sense margin is improved for a read path in a memory array. Embodiments improve the sense margin by using gates with a lower threshold voltage in a read column multiplexer. A cross coupled keeper can further improve the sense margin by increasing a voltage level on a bit line storing a high value, thereby counteracting leakage on the “high” bit line.Type: ApplicationFiled: August 19, 2008Publication date: February 25, 2010Applicant: QUALCOMM INCORPORATEDInventors: Nan Chen, Chang Ho Jung, Zhiqin Chen
-
Patent number: 7663920Abstract: An object of the present invention is to provide a memory system that offers enhanced security of ROM code that is data whose contents can be utilized for a given purpose in its intact form. In a memory system, data is read from a memory according to at least two or more addresses outputted from an address generator, from individual pages uniquely specified respectively by the addresses. A data generator generates one piece of data on the basis of the at least two or more pieces of data read from the individual pages.Type: GrantFiled: August 2, 2007Date of Patent: February 16, 2010Assignee: MegaChips CorporationInventor: Takashi Oshikiri
-
Patent number: 7663935Abstract: A semiconductor memory device with adjustable I/O bandwidth includes a plurality of data I/O buffers connected one by one to a plurality of I/O ports, a switch array including a plurality of switches for connecting the plurality of data I/O buffers to a plurality of sense amplifier arrays, and a switch control unit for receiving external control signals to control the data I/O buffer and the plurality of switches.Type: GrantFiled: December 6, 2005Date of Patent: February 16, 2010Assignee: Hynix Semiconductor Inc.Inventor: Hee Bok Kang
-
Patent number: 7663963Abstract: An apparatus and method are provided for reading a plurality of consecutive entries and writing a plurality of consecutive entries with only one read address and one write address using a 2Read/2Write register file. In one exemplary embodiment, a 64 entry register file array is partitioned into four sub-arrays. Each sub-array contains sixteen entries having one or more 2Read/2Write SRAM cells. The apparatus and method provide a mechanism to write the consecutive entries by only having a 4 to 16 decode of one address. In addition, the apparatus and method provide a mechanism for reading data from the register file array using a starting read word address and two read word lines generated based on the starting read word address. The two read word lines are used to access the two read ports of the entries in the sub-arrays.Type: GrantFiled: June 6, 2008Date of Patent: February 16, 2010Assignee: International Business Machines CorporationInventors: Sam Gat-Shang Chu, Maureen Anne Delaney, Saiful Islam, Dung Quoc Nguyen, Jafar Nahidi
-
Patent number: 7663401Abstract: A programmable logic device, in accordance with an embodiment of the present invention, includes a plurality of multiplexers, having fuse input terminals and input signal terminals, and a plurality of associated fuses providing fuse signals to the fuse input terminals to control selection of the input signal terminals. The fuses in a first state select a first input signal terminal of the input signal terminals, with a first multiplexer from the plurality of multiplexers receiving a first logic level signal at the first input signal terminal and providing the first logic level signal to the first input signal terminal of a first set of the plurality of multiplexers. The fuses associated with the first set are adapted to be programmed before the fuses associated with the first multiplexer.Type: GrantFiled: November 3, 2006Date of Patent: February 16, 2010Assignee: Lattice Semiconductor CorporationInventors: Chi Minh Nguyen, Chan-Chi Jason Cheng, Timothy S. Swensen, Giai Trinh, Yi Chiang
-
Patent number: 7663942Abstract: A semiconductor memory device includes a plurality of memory cell columns each having a plurality of memory cells, each memory cell including being a static type, a plurality of local bit lines connected to the memory cell columns, a global bit line connected to the local bit lines via a plurality of sense amplifiers, a measurement terminal to which a measurement voltage is applied in a cell current measurement mode, and a plurality of switching circuits provided to correspond to the local bit lines, and configured to electrically connect the measurement terminal and one of the local bit lines in the cell current measurement mode.Type: GrantFiled: November 28, 2007Date of Patent: February 16, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Keiichi Kushida
-
Publication number: 20100034038Abstract: An integrated circuit includes a memory array, first pads, and second pads. The integrated circuit is configured to operate in a first mode and in a second mode. The first mode includes receiving data signals on the first pads and address signals on the second pads to access the memory array. The second mode includes receiving multiplexed data signals and address signals on the first pads to access the memory array.Type: ApplicationFiled: August 8, 2008Publication date: February 11, 2010Applicant: QIMONDA NORTH AMERICA CORP.Inventors: Margaret Freebern, Wolfgang Hokenmaier, Donald Labrecque, Steffen Loeffler, Ralf Klein
-
Publication number: 20100014367Abstract: The present invention relates to a memory repair circuit and a repairable pseudo-dual port static random access memory (pseudo-dual port SRAM). The memory repair circuit uses fewer redundant column blocks and stores a few failed block addresses to reduce the required complexity of decoding the redundant column blocks. Thus, the present invention can reduce a layout area required by redundant memory cells.Type: ApplicationFiled: December 29, 2008Publication date: January 21, 2010Inventors: Szu-Mien WANG, Dan-Chi Yang
-
Patent number: 7646663Abstract: Disclosed herein are a semiconductor memory device and word line addressing method. The semiconductor memory device comprises a memory array comprising a plurality of word lines arranged in a predetermined sequence, and a word line driver adapted to sequentially address the plurality of word lines in a discontinuous manner relative to neighboring word lines. The method comprises addressing a plurality of word lines in a discontinuous manner relative to the predetermined sequence, such that neighboring word lines in the plurality of word lines are not coincidently addressed.Type: GrantFiled: November 7, 2006Date of Patent: January 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Ji Ho Cho
-
Patent number: 7643371Abstract: A semiconductor device and a method of controlling the semiconductor device, the semiconductor device including: a memory cell array; a terminal that inputs or outputs storage data stored in the memory cell array, and inputs address data indicating an address in the memory cell array at which the storage data is input or output, the terminal including: a first terminal that inputs a first part of the address data; and a second terminal that inputs a second part of the address data, wherein the second part of the address data is included of the entire remaining portion of the address data not including the first part of the address data; a first internal address line and a second internal address line to which the address data is supplied; and a switch that couples the first part of the address data to one of the first internal address line or the second internal address line in accordance with predetermined switch information, while coupling the second part of the address data to the other one of the first inType: GrantFiled: November 20, 2007Date of Patent: January 5, 2010Assignee: Spansion LLCInventors: Kazuhiro Kurihara, Nobutaka Taniguchi
-
Patent number: 7643370Abstract: Some embodiments of the invention include a memory device having a memory array for storing memory data, a conditioning data storage unit for storing conditioning data, and data lines for transferring data. During a memory operation, the memory device transfers both the condition data and the memory data to the data lines at different time intervals. The condition data is transferred at one time interval. The memory data is transferred at another time interval. Other embodiments are described and claimed.Type: GrantFiled: July 13, 2006Date of Patent: January 5, 2010Assignee: Micron Technology, Inc.Inventor: Ebrahim H Hargan
-
Publication number: 20090323453Abstract: A memory includes multiple interface ports. The memory also includes at least two sub-arrays each having an instance of all of the bit lines of the memory and a portion of the word lines of the memory. The memory has a common decoder coupled to the sub-arrays and configured to control each of the word lines. The memory also includes multiplexers coupled to each of the interface ports. The multiplexers are configured to cause the selection of one of the sub-arrays based upon an address of a memory cell received at one or more of the interface ports.Type: ApplicationFiled: June 27, 2008Publication date: December 31, 2009Applicant: QUALCOMM INCORPORATEDInventors: Hari Rao, Yun Du, Chun Yu
-
Patent number: 7639557Abstract: Integrated circuits such as programmable logic device integrated circuits are provided that have memory arrays that may be configured for true dual port operation or simple dual port operation. The memory arrays include memory cells arranged in rows and columns and associated row address lines and data lines. Sense amplifiers and write drivers are used for reading and writing data. Precharge drivers are used to precharge the data lines prior to read operations. Configurable multiplexer circuitry in the array has read paths through which data is provided to the sense amplifiers from the memory cells. The multiplexer circuitry has write paths through which data from the write drivers is written into the memory cells. The read paths and the write paths contain no more than a single pass gate each. Each precharge driver may be connected to a respective one of the data lines with no intervening pass gates.Type: GrantFiled: March 5, 2007Date of Patent: December 29, 2009Assignee: Altera CorporationInventors: Hao-Yuan Howard Chou, Haiming Yu
-
Patent number: 7631138Abstract: In a non-volatile memory storage system such as a flash EEPROM system, a controller switches the manner in which data sectors are mapped into blocks and metablocks of the memory in response to host programming and controller data consolidation patterns, in order to improve performance and reduce wear. Data are programmed into the memory with different degrees of parallelism.Type: GrantFiled: December 30, 2003Date of Patent: December 8, 2009Assignee: Sandisk CorporationInventors: Carlos J. Gonzalez, Mark Sompel, Kevin M. Conley
-
Patent number: 7613023Abstract: When recording uncompressed video and/or audio data using a digital video recorder, there is the need for a robust memory arrangement based on non-volatile, integrated circuits which is able to be fitted directly on the video camera without a long external cable connection and which is also able to be used for shots under difficult conditions, particularly action shots. The inventive memory arrangement involves the use of a number of non-volatile memory chips which are connected together with a favorable level of circuit complexity. To be able to cope with the high data rate for the incoming video and/or audio data, a plurality of parallel supply buses are provided. Each supply bus has an associated number of memory chips. In this case, the memory word length of the memory chips is greater than the bus width of a data/address bus.Type: GrantFiled: February 21, 2006Date of Patent: November 3, 2009Assignee: Thomson LicensingInventors: Michael Drexler, Axel Kochale, Jens Peter Wittenburg
-
Publication number: 20090268543Abstract: A control circuit applied in a memory that comprises a first memory block and a second memory block, and each of the first and the second memory blocks includes a boundary cell. The control circuit comprises an address decoder, a first Y-multiplexer, and a second Y-multiplexer. The address decoder provides a plurality of column selection signals capable of being a boundary value. The first Y-multiplexer corresponds to the first memory block and provides a first boundary data channel for a boundary cell of the first memory block. The second Y-multiplexer corresponds to the second memory block and provides a second boundary data channel for a boundary cell of the second memory block. The first and the second boundary data channels are enabled simultaneously in response to the boundary value for outputting boundary data stored in the boundary cell of the first memory block and that of the second memory block.Type: ApplicationFiled: February 24, 2009Publication date: October 29, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chung-Kuang Chen, Yi-Te Shih, Chun-Hsiung Hung
-
Patent number: 7609538Abstract: A semiconductor integrated circuit device includes a dynamic random access memory (DRAM) unit. The DRAM unit comprises a plurality of bit line pairs. Each bit line pair includes a first bit line and a second bit line. The first bit line and the second bit line within each bit line pair are aligned adjacent to each other. Each of a plurality of word lines is associated with the bit lines such that an array is formed by the bit lines and the associated word lines. Each bit line is associated with both first and second interconnect layers. Each of a plurality of memory cells is associated with every other bit line along each word line. Each of a plurality of amplifiers is in communication with a first bit line and a second bit line within a bit line pair.Type: GrantFiled: June 9, 2006Date of Patent: October 27, 2009Assignee: Marvell International Ltd.Inventors: Winston Lee, Peter Lee, Sehat Sutardja
-
Patent number: 7609580Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: GrantFiled: December 19, 2008Date of Patent: October 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Patent number: 7606090Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: GrantFiled: December 19, 2008Date of Patent: October 20, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Patent number: 7606081Abstract: A device that is programmable to operate as a memory device, a multiplexer, or a demultiplexer includes: a first column decoder; a memory array coupled to the first column decoder; a plurality of selectors coupled to the memory array; and a second column decoder coupled to the plurality of selectors.Type: GrantFiled: November 19, 2008Date of Patent: October 20, 2009Assignee: Altera CorporationInventor: David Jefferson
-
Patent number: 7602655Abstract: An embedded system for programming a programmable device including a micro controller and an I/O interface. The programmable device includes a pin set for signal delivery. The micro controller device controls the programmable device via the pin set. The I/O interface receives a program code provided externally. The micro controller executes a command sequence to program the program code into the programmable device via the pin set, and the programmable device uses the program code to provide the specific function. The command sequence may also be provided externally and sent to the micro controller via the well-known general I/O interface.Type: GrantFiled: October 6, 2006Date of Patent: October 13, 2009Assignee: Mediatek Inc.Inventors: Chien-Hsun Tung, You-Wen Chang, Li-Lien Lin
-
Patent number: 7599237Abstract: A memory device having a short precharge time is included. The memory device selects at least two pairs of bit lines and connects the selected two pairs of bit lines to the sense amplifier within a preparatory period during which the two pairs of bit lines and an input to the sense amplifier are precharged. In the preparatory period an input unit of the sense amplifier is precharged through by a plurality of precharge units through more than two bit lines, and thus the precharge time may be decreased. The memory device selects one pair of bit lines and connects the selected pair of bit lines to a sense amplifier within a read/write (data transmission) period.Type: GrantFiled: August 22, 2007Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Hoon Jung, Dong-Wook Seo
-
Publication number: 20090245002Abstract: A semiconductor memory cell device includes a first multiplexer selecting a sub-block including a memory cell storing data to be read out in a row, a drain selector selecting a first column line connected to one terminal of the memory cell to be read, a precharge selector selecting a second column line connected to the other terminal of the memory cells adjacent to the one terminal of the memory cell storing the data to be readout, a second multiplexer selecting the sub-block including the second column line, a source selector selecting a third column line connected to the other terminal of the memory cell storing the data to be read out. The second multiplexer and precharge selector, when selecting, apply a first voltage to the second column line, and the source selector, when selecting, applies a second voltage to the third column line.Type: ApplicationFiled: March 24, 2009Publication date: October 1, 2009Applicant: OKI SEMICONDUCTOR CO., LTD.Inventors: Katsuaki Matsui, Junichi Ogane
-
Patent number: 7596049Abstract: The semiconductor memory device includes a plurality of bank groups each including a plurality of banks sharing one of a plurality of global input/output line groups, a data input unit configured to transfer external data to data input global lines in response to write commands corresponding to the respective bank groups, a data output unit configured to output data applied on data output global lines to an external circuit in response to read commands corresponding to the respective bank groups, and a data transfer unit configured to transfer data applied on the data input global lines to one of the plurality of global input/output line groups in response to the write commands, and to transfer data applied on one of the plurality of global input/output line groups to the data output global lines in response to the read commands.Type: GrantFiled: November 30, 2007Date of Patent: September 29, 2009Assignee: Hynix Semiconductor, Inc.Inventors: Young-Han Jeong, Seung-Bong Kim
-
Patent number: 7596011Abstract: An integrated circuit device comprises a plurality of bit line pairs. First and second bit lines are aligned with each other in an end-to-end arrangement. The first and second bit lines are arranged consecutively adjacent to one another, respectively. A plurality of word lines is associated with the first bit lines and the second bit lines. A first array includes the first bit lines and first associated ones of the plurality of word lines, and wherein a second array includes the second bit lines and second ones of the plurality of associated word lines. A first plurality of multiplexers communicates with two adjacent bits lines within one of the first and second arrays. The first array operates as a sense array and the second array operates as a reference array when at least one of the plurality of word lines is active in the first array.Type: GrantFiled: February 26, 2007Date of Patent: September 29, 2009Assignee: Marvell International Ltd.Inventors: Winston Lee, Peter Lee, Sehat Sutardja
-
Patent number: 7593271Abstract: Systems and methods are described for reducing the number of exterior contacts on a semiconductor package without reducing the number of address, data and control signals used by an integrated circuit interior to the semiconductor package. In some embodiments, two signals may be received at a shared conductor accessible by devices exterior to the semiconductor package and communicated to two contacts on the integrated circuit that are inaccessible to the exterior of the semiconductor package. In various embodiments, signals required to support a full set of features of the JEDEC JESD79E standard or the JEDEC JESD79-2C standard are communicated using a reduced number of exterior contacts.Type: GrantFiled: May 4, 2007Date of Patent: September 22, 2009Assignee: Rambus Inc.Inventor: Adrian E. Ong
-
Patent number: 7592851Abstract: A high performance, set associative, cache memory tag multiplexer provides wide output pulse width without impacting hold time by separating the evaluation and restore paths and using a wider clock in the restore path than in the evaluation path. A clock controls the evaluation of the input signals. Its leading edge (i.e., rising edge) turns on NR to allow evaluation, its trailing edge (falling edge) turns off NR to stop evaluation. At this point, when NR is shut off, the inputs can start changing to set up for the next cycle. Hence the hold time of the input is determined by the clock trailing edge.Type: GrantFiled: January 29, 2008Date of Patent: September 22, 2009Assignee: International Business Machines CorporationInventors: Yuen H. Chan, Ann H. Chen, Antonio R. Pelella, Shie-ei Wang
-
Publication number: 20090231937Abstract: A pseudo-dual port memory address multiplexing system includes a control circuit operative to identify a read request and a write request to be accomplished during a single clock cycle. A self time tracking circuit monitors a read operation and generates a switching signal when the read operation is determined to be complete. A multiplexer is responsive to the switching signal for selectively providing a read address and a write address to a memory address unit at the proper time.Type: ApplicationFiled: March 13, 2008Publication date: September 17, 2009Applicant: QUALCOMM INCORPORATEDInventors: Chang Ho Jung, Cheng Zhong
-
Patent number: 7590009Abstract: A memory apparatus includes: a memory cell block; a data input part that performs signal processing to transmit general data and mask information input to the semiconductor memory apparatus to the memory cell block, and outputs the processed data and information; a broadband data line connected between the data input part and the memory cell block; a plurality of registers connected to the broadband data line that writes mask information transmitted through the broadband data line; and a multiplexer that selects mask information from one of the plurality of registers in response to a mask information selection signal, and outputs the selected mask information to the memory cell block.Type: GrantFiled: December 28, 2006Date of Patent: September 15, 2009Assignee: Hynix Semiconductor Inc.Inventor: Sang Sic Yoon