Adaptive Patents (Class 375/232)
-
Patent number: 11705988Abstract: A receiver may include a first filter configured to generate a first estimation of a symbol of a received signal and a second filter configured to generate a second estimation of the symbol of the received signal. The receiver may also include a decoder configured to decode the symbol using one of the first estimation and the second estimation and a decision circuit configured to select one of the first estimation and the second estimation to provide to the decoder for decoding of the symbol based on a comparison of the first estimation to an estimation threshold.Type: GrantFiled: December 14, 2021Date of Patent: July 18, 2023Assignee: MaxLinear, Inc.Inventor: YouZhe Fan
-
Patent number: 11700629Abstract: A method of adapting radio resources based on physical conditions in a device for wireless communication is disclosed. The method comprises determining radio conditions, mapping the radio conditions to a metric, reporting the radio conditions to a handler of radio resources, and using the reported radio conditions and their mappings to the metric by the handler for radio resource operations. A device for wireless communication and a computer program are also disclosed.Type: GrantFiled: August 19, 2016Date of Patent: July 11, 2023Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Joakim Axmon, Torgny Palenius, HÃ¥kan Palm
-
Patent number: 11695455Abstract: A relay device relaying, to a reception device, a signal stream transmitted by a transmission device through MIMO transmission, the relay device including a lattice base reduction processing unit transforming bases of the signal stream transmitted by the transmission device through MIMO transmission, to increase orthogonality of a lattice of the signal stream, a MIMO equalization unit detecting, by equalization, reception symbols in the signal stream with the bases transformed by the lattice base reduction processing unit, a symbol quantization unit performing quantization by mapping the reception symbols detected by the MIMO equalization unit, to a region on a complex plane delimited by quantization threshold values, and a transmission unit transmitting, to the reception device, at least a signal quantized by the symbol quantization unit.Type: GrantFiled: July 15, 2020Date of Patent: July 4, 2023Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Naotaka Shibata, Jun Terada, Shinsuke Ibi, Seiichi Sanpei
-
Patent number: 11695678Abstract: A device receives network information from an analyzer device associated with a host device, a target device, and a link of a network, and compares the network information and historical equalizer calibration information to identify a set of equalizer calibration information. The historical equalizer calibration information is associated with multiple host devices, multiple target devices, and multiple links. The device ranks the set of equalizer calibration information, based on quality information associated with the historical equalizer calibration information, to generate a ranked set of equalizer calibration information. The device provides the ranked set of equalizer calibration information to the analyzer device to permit the analyzer device to identify selected equalizer calibration information of the ranked set of equalizer calibration information, and utilize the selected equalizer calibration information.Type: GrantFiled: January 19, 2022Date of Patent: July 4, 2023Assignee: VIAVI Solutions Inc.Inventors: Dominic Coupal, Scott Baxter, Fei Chen, Linda Huang
-
Patent number: 11689392Abstract: The present disclosure relates to a parallel filter structure for processing a signal. The parallel filter structure includes a signal input configured to receive a time and value discrete input signal. The parallel filter structure includes a feed forward equalizer circuit connected with the signal input for receiving the time and value discrete input signal. The parallel filter structure includes a decision feedback equalizer circuit connected with the signal input for receiving the time and value discrete input signal. The feed forward equalizer circuit and the decision feedback equalizer circuit together form a parallel circuit. Further, an oscilloscope and a method of processing a signal are provided.Type: GrantFiled: December 2, 2021Date of Patent: June 27, 2023Assignee: Rohde & Schwarz GmbH & Co. KGInventor: Bernhard Nitsch
-
Patent number: 11689394Abstract: A device includes a decoder configured to receive an input signal. The decoder is configured to also output a control signal based on the input signal. The device further includes an equalizer configured to receive a distorted bit as part of a data stream, receive the control signal, select a distortion correction factor based upon the control signal, apply the distortion correction factor to the distorted bit to offset inter-symbol interference from the data stream on the distorted input data to generate a modified value of the distorted bit, and generate a corrected bit based on the modified value of the distorted bit.Type: GrantFiled: April 24, 2020Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventors: Jennifer E. Taylor, Raghukiran Sreeramaneni
-
Patent number: 11683206Abstract: A multi-PAM equalizer receives an input signal distorted by inter-symbol interference (ISI) and expressing a series of symbols each representing one of four pulse amplitudes to convey two binary bits of data per symbol. High-order circuitry resolves the most-significant bit (MSB) of each two-bit symbol, whereas low-order circuitry 115 resolves the immediate least-significant bit (LSB). The MSB is used without the LSB for timing recovery and to calculate tap values for both MSB and LSB evaluation.Type: GrantFiled: May 18, 2021Date of Patent: June 20, 2023Assignee: Rambus Inc.Inventors: Masum Hossain, Nhat Nguyen, Charles Walter Boecker
-
Patent number: 11677594Abstract: The disclosure provides a receiver and an automatic offset cancellation (AOC) method thereof. The receiver includes a receiving channel circuit and an AOC circuit. The receiving channel circuit generates an equalized differential signal including an equalized first-end signal and an equalized second-end signal according to an input differential signal. The AOC circuit detects a peak of the equalized first-end signal to generate a first peak detection result. The AOC circuit detects a peak of the equalized second-end signal to generate a second peak detection result. The AOC circuit compares the first peak detection result with the second peak detection result to generate a comparison result. The AOC circuit compensates a mismatch of an input differential pair in the receiving channel circuit according to the comparison result.Type: GrantFiled: March 29, 2022Date of Patent: June 13, 2023Assignee: Novatek Microelectronics Corp.Inventors: Tien-Chien Lee, Chao-Kai Tu, Sheng Hao Tseng
-
Patent number: 11678117Abstract: A method of processing an audio signal is disclosed. According to embodiments of the method, magnitude response information of a prototype filter is determined. The magnitude response information includes a plurality of gain values, at least one of which includes a first gain corresponding to a first frequency. The magnitude response information of the prototype filter is stored. The magnitude response information of the prototype filter at the first frequency is retrieved. Gains are computed for a plurality of control frequencies based on the retrieved magnitude response information of the prototype filter at the first frequency, and the computed gains are applied to the audio signal.Type: GrantFiled: December 3, 2020Date of Patent: June 13, 2023Assignee: Magic Leap, Inc.Inventors: Remi Samuel Audfray, Jean-Marc Jot, Samuel Charles Dicker
-
Patent number: 11669463Abstract: A method is provided that includes receiving, in a permute network, a plurality of data elements for a vector instruction from a streaming engine, and mapping, by the permute network, the plurality of data elements to vector locations for execution of the vector instruction by a vector functional unit in a vector data path of a processor.Type: GrantFiled: January 31, 2022Date of Patent: June 6, 2023Assignee: Texas Instruments IncorporatedInventors: Soujanya Narnur, Timothy David Anderson, Mujibur Rahman, Duc Quang Bui
-
Patent number: 11669138Abstract: A chip includes an instruction storage unit, a processor core, an input circuit, a neural network circuit, power-consuming circuits, and a switch circuit. When the chip runs, the processor core performs a processing operation according to the instructions under being supplied with a current. At the same time, the neural network circuit predicts an upcoming change of the current according to data stream, representing the time-varying current, from the input circuit, and outputs a corresponding control signal. The switch circuit selectively provides a clock to one or more power-consuming circuits under the control of the control signal, so that each power-consuming circuit receiving the clock operates under being supplied with the current. Therefore, the chip can predict upcoming requirement of high electricity consumption, and duly start up a current wasting mechanism in advance, to avoid an excessive voltage drop without affecting operation efficiency of the processor core.Type: GrantFiled: May 19, 2020Date of Patent: June 6, 2023Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Kuo-Chao Lin
-
Patent number: 11646863Abstract: A receiving link device includes a receiver (RX) to receive a data signal from a transmitting link device, the receiver including an equalizer to detect RX tap values and a processing device coupled to the receiver, the processing device to perform operations including: programming the receiver with information related to target RX tap values that are associated RX pre-cursors or RX post-cursors; detecting, using the equalizer, that an RX pre-cursor value is greater or less than a target RX tap value; generating, based on the detecting, a tap message including an up or a down command to decrease or increase a corresponding transmitter (TX) pre-cursor value of the transmitting link device; and causing the tap message to be provided to a local transmitter to be transmitted to a remote receiver of the transmitting link device, which causes the transmitting link device to adjust the corresponding TX pre-cursor value.Type: GrantFiled: October 12, 2021Date of Patent: May 9, 2023Assignee: NVIDIA CorporationInventors: Vishnu Balan, Mohammad Mobin, Akshay Shyam Pavagada Raghavendra, Pervez Mirza Aziz
-
Patent number: 11611458Abstract: A receiver includes a decision feed forward equalization (DFFE) system coupled to a partial response (PR) system. The partial response system generates, based on a digital signal that includes pre-cursor intersymbol interference (ISI) and post-cursor ISI introduced by a communication channel, a detected signal including a set of detected symbol values. The detected signal is equalized to a partial response. The DFFE system includes a PR inverter to generate a set of estimated transmitted symbol values based on the set of detected symbol values and DFFE circuitry to cancel the pre-cursor ISI and the post-cursor ISI from the detected signal using the set of estimated transmitted symbols and a set of tap coefficients to obtain a compensated signal and a set of compensated symbol values.Type: GrantFiled: August 2, 2021Date of Patent: March 21, 2023Assignee: NVIDIA CorporationInventors: Vishnu Balan, Viswanath Annampedu, Pervez Mirza Aziz
-
Patent number: 11611457Abstract: A machine learning (ML) agent operates at a transmitter to optimize signals transmitted across a communications channel. A physical signal modifier modifies a physical layer signal prior to transmission as a function of a set of signal modification parameters to produce a modified physical layer signal. The ML agent parses a feedback signal from a receiver across the communications channel, and determines a present tuning status as a function of the signal modification parameters and the feedback signal. The ML agent generates subsequent signal modification parameters based on the present tuning status and a set of stored tuning statuses, thereby updating the physical signal modifier to generate a subsequent modified physical layer signal to be transmitted across the communications channel.Type: GrantFiled: February 11, 2022Date of Patent: March 21, 2023Assignee: Northeastern UniversityInventors: Salvatore D'Oro, Tommaso Melodia, Francesco Restuccia
-
Patent number: 11610597Abstract: An audio signal processor includes a digital filter block configured to receive an audio signal and output a first filtered audio signal, and a phase linearization block configured to receive the first filtered audio signal and output a second filtered audio signal with a more linear phase.Type: GrantFiled: May 29, 2020Date of Patent: March 21, 2023Assignee: Shure Acquisition Holdings, Inc.Inventors: Wenshun Tian, Michael Ryan Lester
-
Patent number: 11593629Abstract: A hybrid delta modulator that can be used as a variable threshold neuron in a neural network is described. The hybrid delta modulator exhibits a memory of the prior state of the modulator, similar to a delta modulator, and receives a sum-of-products signal from a weighting circuit and generates a quantized output stream that represents the sum-of-products signal, potentially including an activation function and offset. With appropriately selected components, the hybrid delta modulator separates the integral function of the feedback from the gain function. Further, the gain can be selected, and the characteristic of the output pattern can be tailored to include an arbitrary combination of the input and the rate of change of the input. The use of a hybrid delta modulator of the present approach provides a simpler solution and better performance than many prior art neurons.Type: GrantFiled: March 16, 2020Date of Patent: February 28, 2023Assignee: SiliconIntervention Inc.Inventor: A. Martin Mallinson
-
Patent number: 11588487Abstract: An eye opening monitor device and an operation method thereof are provided. The eye opening monitor device includes a phase interpolator, a first sampling circuit, a second sampling circuit, and a clock centering circuit. The first sampling circuit samples a data signal according to a data clock to generate first sampled data. The second sampling circuit samples the data signal according to a phase interpolation clock to generate second sampled data. The phase interpolator changes a phase of the phase interpolation clock according to a phase interpolation code. The clock centering circuit counts multiple comparison results of the first sampled data and the second sampled data in multiple clock cycles to obtain an error count value for any one of different phase interpolation codes. The clock centering circuit determines the phase interpolation code provided to the phase interpolator based on the error count values corresponding to different phase interpolation codes.Type: GrantFiled: September 29, 2021Date of Patent: February 21, 2023Assignee: Faraday Technology Corp.Inventors: Prateek Kumar Goyal, Chienlung Kung
-
Patent number: 11582481Abstract: Certain aspects of the present disclosure provide techniques for encoding image data for one or more images. In one embodiment, a method includes the steps of downscaling the one or more images, and encoding the one or more downscaled images using an image codec. Another embodiment concerns a computer-implemented method of decoding encoded image data, and a computer-implemented method of encoding and decoding image data.Type: GrantFiled: September 30, 2020Date of Patent: February 14, 2023Assignee: ISIZE LIMITEDInventors: Djordje Djokovic, Ioannis Andreopoulos, Ilya Fadeev, Srdjan Grce
-
Patent number: 11575549Abstract: Methods and systems are described for generating a time-varying information signal at an output of a continuous time linear equalizer (CTLE), asynchronously sampling a data signal according to a sampling clock having a frequency less than a data rate of the data signal; generating corresponding pattern-verified samples for at least two data patterns, each of the at least two data patterns having a respective frequency content; determining corresponding frequency-specific voltage measurements associated with each of the at least two data patterns based on the corresponding pattern-verified samples of the at least two data patterns; and adjusting an equalization of the data signal based on a comparison of the corresponding frequency-specific voltage measurements.Type: GrantFiled: April 12, 2022Date of Patent: February 7, 2023Assignee: KANDOU LABS SAInventor: Ali Hormati
-
Patent number: 11558223Abstract: A data receiver circuit includes a summer circuit configured to receive an input signal that encodes multiple data symbols, and combine the input signal with a feedback signal to generate an equalized input signal, which is used to generate a clock signal. The data receiver circuit also includes multiple data slicer circuits that sample, using the clock signal and multiple voltage offsets, the equalized input signal to generate multiple samples of a particular data symbol. A precursor compensation circuit included in the data receiver circuit may generate an output value for the particular data symbol using the multiple samples. The data receiver circuit also includes a post cursor compensation circuit that generates the feedback signal using at least one of the multiple samples and a value of a previously received sample.Type: GrantFiled: January 25, 2022Date of Patent: January 17, 2023Assignee: Oracle International CorporationInventors: Xun Zhang, Chaitanya Palusa, Dawei Huang, Muthukumar Vairavan, Jianghui Su
-
Patent number: 11552830Abstract: A low power receiver having a feedforward equalization, FFE, based continuous time linear equalizer, CTLE. The FFE CTLE comprises: an input for receiving an input signal; a main first path operably coupled to the input and comprising a source-follower transistor arranged to apply a scaling factor to the received input signal; a second path operably coupled to the input and comprising a delay arranged to apply a delay to the received input signal and a common source transistor common source transistor arranged to apply a scaling factor to the received delayed input signal, wherein the source-follower transistor and the common source, CS, transistor are connected as a single SF-CS stage whose output is arranged to subtract the output of the common source transistor from an output of the source-follower transistor.Type: GrantFiled: September 23, 2021Date of Patent: January 10, 2023Assignee: MediaTek Singapore Pte. LtdInventors: Ahmed Othman Mohamed ElShater, Ramy Awad, Tamer Mohammed Ali
-
Patent number: 11552714Abstract: A signal receiving apparatus includes at least one signal separating apparatus that separates a specific signal from a plurality of received signals. Each of the at least one signal separating apparatus includes a spatial filtering unit that separates at least one equalized signal and a decision signal outputting unit that generates a first decision signal by deciding the equalized signal and outputs the generated first decision signal. The spatial filtering unit separates the at least one equalized signal by multiplying at least the plurality of received signals among the plurality of received signals and either the first decision signal output from the decision signal outputting unit or a second decision signal output from another signal separating apparatus by predetermined weighting coefficients.Type: GrantFiled: March 10, 2021Date of Patent: January 10, 2023Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Kohki Shibahara, Takayuki Mizuno, Akira Isoda, Yutaka Miyamoto
-
Patent number: 11552661Abstract: This document discloses a solution for detecting interference in a radio access network. According to an aspect, a method includes as performed by a network node of the radio access network: acquiring a first equalized signal representing a signal received by a first radio head serving a terminal device, the first equalized signal including a signal received by the first radio head from the terminal device; acquiring a second equalized signal representing a signal received by a second radio head not serving the terminal device, wherein the second radio head is spatially distant from the first radio head; cross-correlating the first equalized signal with the second equalized signal and determining, on the basis of said cross-correlating, whether or not the second equalized signal also includes a signal received from the terminal device; and as a result of the second equalized signal being determined to include the signal received from the terminal device, causing execution of an interference management action.Type: GrantFiled: September 28, 2021Date of Patent: January 10, 2023Assignee: Nokia Solutions and Networks OyInventors: Dani Korpi, Mikko Uusitalo, Janne Huttunen, Leo Karkkainen, Mikko Honkala
-
Patent number: 11552831Abstract: A method for equalizer correction in a communication network includes (a) obtaining raw equalizer coefficients in a frequency domain, (b) removing time delay from the raw equalizer coefficients to generate corrected equalizer coefficients in a time domain such that a direct current (DC) corrected equalizer coefficient of the corrected equalizer coefficients has a phase of zero, and (c) converting the corrected equalizer coefficients from the time domain to the frequency domain.Type: GrantFiled: April 1, 2022Date of Patent: January 10, 2023Assignee: Cable Television Laboratories, Inc.Inventors: Thomas Holtzman Williams, Luis Alberto Campos, Lin Cheng
-
Patent number: 11546127Abstract: A clock recovery circuit may include: a data slicer configured to output data values based on an input signal, a first error block, a phase adjustment loop including: a first error slicer configured to generate a first error signal based on a comparison of a threshold voltage and an input voltage, wherein the first error block is configured to selectively output the first error signal in response to a first pattern in the output data values, a second error block configured to selectively output the first error signal in response to a second pattern in the output data values, and a voltage threshold modification circuitry configured to adjust the threshold voltage based on output of the second error block, a voltage-controlled oscillator, wherein the data slicer and the first error slicer are clocked based on output of the voltage-controlled oscillator.Type: GrantFiled: October 22, 2021Date of Patent: January 3, 2023Assignee: Samsung Display Co., Ltd.Inventors: Gaurav Malhotra, Amir Amirkhany, Jalil Kamali
-
Patent number: 11546203Abstract: The present disclosure relates to a method for estimation of an interfering signal of a signal received by a receiving system and to a method for attenuation of an interfering signal contained in a received signal, and a receiving system.Type: GrantFiled: July 21, 2021Date of Patent: January 3, 2023Assignee: FAURECIA CLARION ELECTRONICS EUROPEInventors: Xenofon Doukopoulos, Gilles Briand
-
Patent number: 11539555Abstract: An N-tap feedforward equalizer (FFE) comprises a set of N FFE taps coupled together in parallel, a filter coupled between the (N?1)th FFE tap and the Nth FFE tap, and a summer coupled to an output of the set of N FFE taps. Each FFE tap includes a unique sample-an-hold (S/H) circuit that generates a unique time-delayed signal and a unique transconductance stage that generates a unique transconductance output based on the unique time-delayed signal. The filter causes the N-tap FFE to have the behavior of greater than N taps. In some examples, the filter is a first order high pass filter that causes coefficients greater than N to have an opposite polarity of the Nth coefficient. In some examples, the filter is a first order low pass filter that causes coefficients greater than N to have the same polarity as the Nth coefficient.Type: GrantFiled: November 12, 2020Date of Patent: December 27, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Abishek Manian, Ashwin Kottilvalappil Vijayan, Amit Rane, Ashkan Roshan Zamir
-
Patent number: 11521658Abstract: An illustrative embodiment disclosed herein is an apparatus including a non-volatile memory cell and multi-bit input circuitry that simultaneously receives a plurality of bits, receives a supply voltage, converts the plurality of bits and the supply voltage into a multiply voltage, and applies the multiply voltage to the non-volatile memory cell. The non-volatile memory cell may pass a memory cell current in response to the multiply voltage. A magnitude of the multiply voltage may represent a multiplier. The memory cell current may represent a product of the multiplier and a multiplicand stored in the non-volatile memory cell.Type: GrantFiled: July 2, 2019Date of Patent: December 6, 2022Assignee: SanDisk Technologies LLCInventors: Won Ho Choi, Pi-Feng Chiu, Martin Lueker-Boden
-
Patent number: 11522735Abstract: Apparatus and associated methods relate to an ADC-based digital receiver including a feedforward equalizer (FFE) that has m precursor taps and n postcursor taps to equalize the precursor portion, and to adapt postcursor intersymbol interference (ISI) through a predetermined equalization coefficient selected to counteract the noise boosting effect associated with the precursor equalization. In an illustrative example, the receiver may dynamically balance noise and ISI through adaptively determining a coefficient hp1 of a first postcursor tap of a first FFE and a coefficient h1 of a first postcursor tap of a second equalizer adapted to substantially reduce or eliminate additional ISI introduced by the first FFE. The first FFE may optimize ISI removal and noise reduction, for example. One of the coefficients h1 and hp1 may be predetermined, and then the other coefficient may be iteratively adapted to trade off precursor ISI and postcursor ISI to minimize BER.Type: GrantFiled: August 20, 2020Date of Patent: December 6, 2022Assignee: XILINX, INC.Inventors: Kevin Zheng, Hongtao Zhang, Geoffrey Zhang
-
Patent number: 11515859Abstract: An integrated circuit for generating an equalized signal, according to a channel, from serial data includes a shift register that extracts a symbol sequence from the serial data. A data storage stores values of an equalized digital signal corresponding to potential symbol sequences corresponding to a filter coefficient sequence. A lookup table outputs the equalized digital signal of a value corresponding to the extracted symbol sequence. A digital-to-analog converter (DAC) converts the equalized digital signal into the equalized signal. A controller refreshes the lookup table, based on at least one of values stored in the data storage and values included in the lookup table, in response to a control signal.Type: GrantFiled: July 12, 2021Date of Patent: November 29, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Gun-Il Kang, June-Hee Lee, Byung-Wook Cho
-
Patent number: 11509274Abstract: Techniques are provided for automatic gain control processing to reduce adverse effects associated with clipped samples resulting from conversion of analog signals to digital signals. A methodology according to an embodiment includes identifying a clipped sample of the digital signal, for example by comparison of the digitized sample values to a threshold value associated with a full scale value of the converter. The method also includes applying a window function to portions of the digital signal. The window function is configured to attenuate samples of the digital signal within a region centered on the identified clipped sample. A Hilbert finite impulse response (FIR) filter may be applied to the digital signal prior to applying the window function. Parameters of the window function are selected based on frequency response characteristics of the FIR filter and on signal to noise ratio requirements of an application that receives the windowed digital signal.Type: GrantFiled: April 7, 2021Date of Patent: November 22, 2022Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Michael H. Stockmaster, Ryan D. Downey
-
Patent number: 11502880Abstract: A receiver converter circuit included in a computer system may receive multiple signals that encode a serial data stream that encode multiple data symbols. To correct for baseline wander, the receiver circuit may generate a disparity signal that is used to control the application of a differential voltage to the multiple signals. The receiver circuit may also employ the disparity signal to generate a gradient against which the magnitude of differential voltage is calibrated.Type: GrantFiled: September 17, 2021Date of Patent: November 15, 2022Assignee: Apple Inc.Inventors: Ryan D. Bartling, Jafar Savoj, Brian S. Leibowitz
-
Patent number: 11481148Abstract: This disclosure relates to slew rate boosting for communication interfaces. A circuit can include a driver circuit coupled to an output node and configured to provide a data signal to the output node based on an input signal. The data signal can a similar logical state as the input signal. The circuit can include a signal transition boosting circuit coupled to the output node and configured to provide a boosting signal to the output node based on the input signal and a charge pump delay adjustment signal. The charge pump delay adjustment signal can define an amount of time after which the boosting signal is provided to the output node. The boosting signal can be provided to the output node to signal boost the data signal for the amount of time defined by the charge pump delay adjustment signal to provide a boosted data signal at the output node.Type: GrantFiled: June 29, 2021Date of Patent: October 25, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Vinod Kumar, Hajee Mohammed Shuaeb Fazeel, Thomas Evan Wilson
-
Patent number: 11469931Abstract: Methods and systems are described for obtaining a set of carrier-modulated symbols of a carrier-modulated codeword, each carrier-modulated symbol received via a respective wire of a plurality of wires of a multi-wire bus, applying each carrier-modulated symbol of the set of carrier-modulated symbols to a corresponding transistor of a set of transistors, the set of transistors further connected to a pair of output nodes according to a sub-channel vector of a plurality of mutually orthogonal sub-channel vectors, recovering a demodulation signal from the carrier-modulated symbols, and generating a demodulated sub-channel data output as a differential voltage on the pair of output nodes based on a linear combination of the set of carrier-modulated symbols by controlling conductivity of the set of transistors according to the demodulation signal.Type: GrantFiled: July 4, 2021Date of Patent: October 11, 2022Assignee: KANDOU LABS, S.A.Inventor: Armin Tajalli
-
Patent number: 11469928Abstract: A receiver circuit comprising an equalizer and a method of correcting offset in the equalizer. In an example, the equalizer includes a plurality of delay stages for sampling and storing a sequence input samples, and a plurality of coefficient gain stages, each coupled to a corresponding delay stage to apply a gain corresponding to a coefficient value. The outputs of the coefficient gain stages are summed to produce a weighted sum for quantization by a slicer. Offset correction circuitry is provided, including memory storing a look-up table (LUT) for each coefficient gain stage, each storing offset correction values corresponding to the available coefficient values for the coefficient gain stage. Addressing circuitry retrieves the offset correction values for the coefficient values currently selected for each gain stage, and applies an offset correction corresponding to the sum of the retrieved offset correction values.Type: GrantFiled: June 30, 2021Date of Patent: October 11, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ani Xavier, Jagannathan Venkataraman, Nagalinga Swamy Basayya Aremallapur, Aviral Singhal, Arun Mohan, Rakesh Chikkanayakanahalli Manjunath, Aravind Ganesan, Harshavardhan Adepu
-
Patent number: 11469927Abstract: A receiver includes a continuous-time equalizer, a decision-feedback equalizer (DFE), data and error sampling logic, and an adaptation engine. The receiver corrects for inter-symbol interference (ISI) associated with the most recent data symbol (first post cursor ISI) by establishing appropriate equalization settings for the continuous-time equalizer based upon a measure of the first-post-cursor ISI.Type: GrantFiled: December 3, 2020Date of Patent: October 11, 2022Assignee: Rambus Inc.Inventors: Hae-Chang Lee, Brian S. Leibowitz, Jade M. Kizer, Thomas H. Greer, Akash Bansal
-
Patent number: 11469729Abstract: A receiver front-end includes a first variable-gain amplifier that performs attenuation; a continuous time linear equalizer coupled to the input or output of the first variable-gain amplifier, wherein a combination of the first variable-gain amplifier and the continuous time linear equalizer produces a processed signal; a plurality of track-and-hold circuits that sample the processed signal in an interleaved manner; and a plurality of second variable-gain amplifiers receiving input signals from the plurality of track-and-hold circuits respectively.Type: GrantFiled: May 11, 2020Date of Patent: October 11, 2022Assignee: MEDIATEK Singapore Pte. Ltd.Inventors: Ramy Awad, Tamer Mohammed Ali, E-Hung Chen, Miguel Francisco Gandara
-
Patent number: 11460594Abstract: An apparatus, method, and non-transitory computer readable medium that can mitigate wireless channel impairments in seismic data transmission using deep neural networks is disclosed. The apparatus includes a receiving circuitry to receive seismic data and a processing circuitry. The processing circuitry is configured to apply a blind system identification process to the seismic data to estimate a channel impulse response of the seismic data, apply an optimum equalization process to obtain estimated seismic data based on the channel impulse response, process the estimated seismic data to generate processed seismic data, classify the processed seismic data into a first group of seismic data each of which has a signal-to-noise ratio (SNR) less than an SNR threshold and a second group of seismic data each of which has an SNR no less than the SNR threshold, and enhance the SNR of each of the first group of seismic signals.Type: GrantFiled: May 10, 2022Date of Patent: October 4, 2022Assignee: KING FAHD UNIVERSITY OF PETROLEUM AND MINERALSInventors: Naveed Iqbal, Abdulmajid Lawal, Azzedine Zerguine
-
Patent number: 11463283Abstract: This disclosure provides a split-path equalizer and a clock recovery circuit. More particularly, clock recovery operation is enhanced, particularly at high-signaling rates, by separately equalizing each of a data path and an edge path. In specific embodiments, the data path is equalized in a manner that maximizes signal-to-noise ratio and the edge path is equalized in a manner that emphasizes symmetric edge response for a single unit interval and zero edge response for other unit intervals (e.g., irrespective of peak voltage margin). Such equalization tightens edge grouping and thus enhances clock recovery, while at the same time optimizing data-path sampling. Techniques are also disclosed for addressing split-path equalization-induced skew.Type: GrantFiled: October 19, 2020Date of Patent: October 4, 2022Assignee: Rambus Inc.Inventors: Masum Hossain, Jared L. Zerbe
-
Patent number: 11463764Abstract: A method and a system for automatically adjusting intensity of a signal outputted by an HDMI transmitter are provided. With the method, a length of an HDMI transmission line between the HDMI transmitter and an HDMI receiver is determined. A swing amplitude and a pre-emphasis intensity of the signal outputted by the HDMI transmitter are determined based on the length of the HDMI transmission line and a frequency of the signal outputted by the HDMI transmitter. An HDMI output drive circuit is configured based on the swing amplitude and the pre-emphasis intensity.Type: GrantFiled: January 15, 2021Date of Patent: October 4, 2022Assignee: LONTIUM SEMICONDUCTOR CORPORATIONInventors: Xiangyu Ji, Yanan Zhang, Haiyan Wei, Jiaxi Fu, Lianliang Tai, Yu Chen, Yongling Zhang
-
Patent number: 11456908Abstract: A system and method for orthogonal time frequency space communication and waveform generation. The method includes receiving a plurality of information symbols and encoding an N×M array containing the plurality of information symbols into a two-dimensional array of modulation symbols by spreading each of the plurality of information symbols with respect to both time and frequency. The two-dimensional array of modulation symbols is then transmitted using M mutually orthogonal waveforms included within M frequency sub-bands.Type: GrantFiled: March 1, 2021Date of Patent: September 27, 2022Assignee: Cohere Technologies, Inc.Inventors: Shlomo Selim Rakib, Ronny Hadani
-
Patent number: 11451417Abstract: One illustrative equalizer converts a receive signal into a sequence of symbol decisions using: a linear filter that filters the receive signal as part of deriving a first sequence of equalized signal samples; a first decision element that derives a tentative sequence of symbol decisions from the first sequence of equalized signal samples; a nonlinear filter that, when enabled, applies nonlinear compensation to the linearly filtered receive signal as part of deriving a second sequence of equalized signal samples; a second decision element that, when enabled, derives replacement symbol decisions from the second sequence of equalized signal samples; a subtraction element that calculates an equalization error for each symbol decision in the tentative sequence; and a controller that selectively enables the nonlinear filter and the second decision element to obtain a replacement symbol decision for each symbol decision in the tentative sequence having an equalization error greater than a predetermined value.Type: GrantFiled: July 20, 2021Date of Patent: September 20, 2022Assignee: CREDO TECHNOLOGY GROUP LTDInventor: Junqing (Phil) Sun
-
Patent number: 11432036Abstract: [Problem] Provided is a demodulation circuit, a processing method, and a processing device which are capable of improving robustness in demodulating a broadcast signal. [Solution] Provided is a demodulation circuit including a demodulation unit that demodulates a broadcast signal received by a reception circuit that receives the broadcast signal, an error correction processing unit that performs an error correction on a first packet obtained by demodulation, and a packet processing unit that extracts a second packet from the first packet on which an error correction has been performed, in which when an error correction is unsuccessfully performed on the first packet that was to be processed immediately before, the packet processing unit extracts the second packet from the first packet to be processed based on pointer information included in the first packet to be processed.Type: GrantFiled: April 8, 2019Date of Patent: August 30, 2022Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Satoshi Okada, Ryosuke Suda
-
Patent number: 11429772Abstract: Embodiments are disclosed for computing an eye diagram based on input pulse responses. An example method includes receiving a set of input pulse responses in one or more unit interval (UI) spaced samples. The set of input pulse responses is generated based on measuring a signal histogram of a receiver of a pulse amplitude modulation analog signal. The method further includes receiving a set of voltage range constraints and generating a matrix based at least in part on an element-wise trigonometric-based operation performed on one or more products of each element of the set of input pulse responses and the set of voltage range constraints. The method further includes generating an eye diagram probability density function based on the matrix and computing an eye diagram based on the eye diagram probability density function, the voltage range constraints, and time data associated with the one or more unit interval spaced samples.Type: GrantFiled: September 5, 2019Date of Patent: August 30, 2022Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Benjamin Taub, Amit Nahmias
-
Patent number: 11405255Abstract: The invention discloses a data processing method and an intelligent terminal based on an orthogonal frequency division multiplexing (OFDM) system. The method comprises: a communication base station inserting equally spaced frequency domain reference signals to frequency domain data; obtaining frequency domain signals by equivalently transforming the frequency domain data being inserted with the frequency domain reference signals, wherein the frequency domain signals comprise the frequency domain reference signals superimposed with the frequency domain data; obtaining time domain signals by performing inverse Fast Fourier Transform (IFFT) on the frequency domain signals, wherein the time domain signals comprise time domain reference signals superimposed with the time domain data; and transmitting the time domain signals to the intelligent terminal.Type: GrantFiled: October 30, 2018Date of Patent: August 2, 2022Assignee: JRD Communication (Shenzhen) LTD.Inventor: Yanbo Tang
-
Patent number: 11356304Abstract: Various embodiments provide for quarter-rate data sampling with loop-unrolled decision feedback equalization (DFE) that uses a two-summer (e.g., two-summing node) approach. For example, some embodiments provide for quarter-rate data sampling comprising a plurality of unrolled first-tap DFE loops, and two summers and a two-to-one multiplexer for each of the other tap loops used for direct feedback (e.g., second tap, third tap, fourth tap, etc.Type: GrantFiled: July 9, 2021Date of Patent: June 7, 2022Assignee: Cadence Design Systems, Inc.Inventors: Guillaume Fortin, Jean-Francois Delage, Louis-Francois Tanguay, Mathieu Gagnon
-
Patent number: 11356302Abstract: An illustrative digital communications method includes: filtering a receive signal to provide a filtered receive signal; deriving symbol decisions from the filtered receive signal; detecting a baud rate of the receive signal; adapting one or more coefficients of the filter if the baud rate is above a predetermined rate; and inhibiting coefficient adaptation if the baud rate is below the predetermined rate. The method may be implemented in a receiver having: a filter to convert a receive signal into a filtered receive signal; a decision element coupled to the filter to derive symbol decisions; a baud rate detector to detect a baud rate of the receive signal; and an adaptation module to adapt one or more coefficients of the filter if the baud rate is above a predetermined rate, the baud rate detector inhibiting adaptation if the baud rate is below the predetermined rate.Type: GrantFiled: November 30, 2020Date of Patent: June 7, 2022Assignee: Credo Technology Group LimitedInventors: Junqing Sun, Haoli Qian
-
Patent number: 11356707Abstract: Systems, methods, and computer-readable storage media for signaling filters for reference picture resampling are described. One example involves obtaining an encoded video bitstream associated with the video data, identifying a current picture and at least one reference picture from the encoded video bitstream, and identifying signaling data from the encoded video bitstream for the video data, the signaling data including a partial set of coefficient data for at least one filter. A complete set of coefficients (e.g., filter coefficients) is derived for the at least one filter from the partial set of coefficient data and characteristics of the at least one filter, and the current picture is processed using the complete set of coefficients for the at least one filter.Type: GrantFiled: September 17, 2020Date of Patent: June 7, 2022Assignee: QUALCOMM IncorporatedInventors: Vadim Seregin, Muhammed Zeyd Coban, Marta Karczewicz
-
Patent number: 11349445Abstract: A receiver including a first differential sense amplifier configured to amplify an input differential data signal to generate an output differential data signal; a first set of one or more differential decision feedback equalizer (DFE) taps configured to modify the output differential data signal based on a set of one or more differential tap signals, wherein the first set of one or more differential DFE taps affect an output common mode voltage associated with the output differential data signal; and a compensation circuit configured to adjusts the output common mode voltage to compensate for the effect on the output common mode voltage by the set of one or more differential DFE taps. The compensation circuit includes reference and replica receivers to generate reference and replica output common mode voltages, and a feedback circuit to adjust the output common mode voltage based on the reference and replica output common mode voltages.Type: GrantFiled: September 10, 2020Date of Patent: May 31, 2022Assignee: QUALCOMM INCORPORATEDInventors: Ying Duan, Jing Wu, Zhi Zhu
-
Patent number: 11349743Abstract: A signal generator outputs a reference signal corresponding to at least one wireless signal according to the predefined signal encoding to a channel emulator processor. The channel emulator processor is programmed to use at least one synthesized channel parameter and the reference signal to produce and store a perturbed signal as data for training machine learning and artificial intelligence systems. The synthesized channel parameter is synthesized using a channel synthesizer processor programmed to: ingest map elevation data, reference a transmitter and a receiver to the map elevation data, and perform ray tracing of a representative signal between the transmitter and the receiver, while applying at least one predetermined perturbation property to synthesize at least one channel parameter.Type: GrantFiled: January 17, 2020Date of Patent: May 31, 2022Assignee: General Dynamics Mission Systems, Inc.Inventors: John Kleider, Joao Baiense, Chris Morgan