Shift Direction Control Patents (Class 377/69)
-
Patent number: 8014488Abstract: A shift register is disclosed, which can prevent malfunctioning of device by decreasing the load on a discharging voltage source line, and can decrease a size of stage. The shift register comprises a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises a pull-up switching unit controlled based on a signal state of node, and connected between the output terminal and any one among a plurality of clock transmission lines to transmit the clock pulses provided with sequential phase differences; and a node controller to control the signal state of node, and to discharge the node by using the clock pulse from any one among the plurality of clock transmission line.Type: GrantFiled: December 28, 2007Date of Patent: September 6, 2011Assignee: LG Display Co., Ltd.Inventor: Yong Ho Jang
-
Patent number: 7995049Abstract: A voltage level shifter formed by single-typed transistors comprises two input terminals, two power supply terminals, a plurality of thin-film transistors, and an output terminal. Another voltage level shifter formed by single-typed transistors comprises two input terminals, an output terminal, two power supply terminals, two input units, a first thin-film transistor, a disable unit, a feedback unit, and a second thin-film transistor. The voltage level shifters are formed by single-typed TFTs. When integrating the voltage level shifters into a substrate of a TFT display, the manufacturing processes are simplified. Besides, power is saved.Type: GrantFiled: August 1, 2006Date of Patent: August 9, 2011Assignee: Au Optronics Corp.Inventor: Jian-Shen Yu
-
Publication number: 20110170656Abstract: A bidirectional shift register includes first, second, third and four control signal bus lines for providing first, second, third and fourth control signals, Bi1, Bi2, Bi3 and Bi4, respectively, and a plurality of shift register stages electrically coupled in serial, each shift register stage having a first input node and a second input node, where the plurality of shift register stages is grouped into a first section and a second section, wherein the first and second input nodes of each shift register stage in the first section are electrically coupled to the first and second control signal bus lines for receiving the first and second control signals Bi1 and Bi2, respectively, and the first and second input nodes of each shift register stage in the second section are electrically coupled to the third and fourth control signal bus lines for receiving the third and fourth control signals Bi3 and Bi4, respectively.Type: ApplicationFiled: January 11, 2010Publication date: July 14, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Sheng-Chao Liu, Kuang-Hsiang Liu, Chien-Chang Tseng, Tsang-Hong Wang
-
Patent number: 7953201Abstract: A shift register includes a plurality of shift register stages cascade-connected with each other. Each shift register stage includes a pull up module for outputting an output pulse in response to a first clock signal, a pull-up driving module for turning on the pull up module in response to a driving pulse of a previous one stage of the shift register, a pre-pull-down module coupled to a previous two stage of the shift register and a first node for pulling down voltage level of the first node in response to a output pulse of the previous two stage of the shift register, a pull down module coupled to the first node for pulling down voltage level of the first node in response to a pulling-down triggering signal, and a pulling down driving module for providing the pulling-down triggering signal.Type: GrantFiled: July 14, 2009Date of Patent: May 31, 2011Assignee: AU Optronics Corp.Inventors: Tsung-ting Tsai, Ming-sheng Lai, Min-feng Chiang, Po-yuan Liu
-
Patent number: 7929658Abstract: A shift register includes a plurality of shift register stages for providing gate signals. Each shift register stage has a pull-up unit, a carry unit, a carry control unit, an input unit and a pull-down unit. The pull-up unit is employed to pull up a gate signal according to a driving control voltage and a first clock. The carry unit generates a preliminary start pulse signal based on the driving control voltage and the first clock. The carry control unit outputs the preliminary start pulse signal to become a forward or backward start pulse signal according to first and second bias voltages. The input unit is utilized for inputting a start pulse signal generated by a preceding or succeeding shift register stage to become the driving control voltage. The pull-down unit pulls down the gate signal, the preliminary start pulse signal and the driving control voltage according to multiple clocks.Type: GrantFiled: October 25, 2009Date of Patent: April 19, 2011Assignee: AU Optronics Corp.Inventors: Chih-Lung Lin, Chun-Da Tu, Yung-Chih Chen
-
Patent number: 7924967Abstract: A shift register comprises a plurality of stages, {Sn}, n=1, 2, . . . , N, N being a positive integer.Type: GrantFiled: September 8, 2010Date of Patent: April 12, 2011Assignee: AU Optronics CorporationInventors: Tsung-Ting Tsai, Ming-Sheng Lai, Min-Feng Chiang, Po-Yuan Liu
-
Patent number: 7907696Abstract: A shift register includes a plurality of stages cascade-connected with each other. Each stage includes a pull-up circuit, a pull-up driving circuit, and a pull-down circuit. The pull-up circuit coupled to a first clock signal is used for providing an output signal. The pull-up driving circuit includes a control circuit and a first transistor. The control circuit has a gate coupled to a previous stage, and a drain coupled to a second clock signal. The first transistor includes a gate coupled to the source of the control circuit, a drain coupled to a driving end of the previous stage, and a source coupled to a first input end. The pull-down circuit pulls down voltage on the first input end.Type: GrantFiled: April 23, 2009Date of Patent: March 15, 2011Assignee: Au Optronics Corp.Inventors: Wen-pin Chen, Lee-hsun Chang, Je-hao Hsu
-
Patent number: 7894566Abstract: A shift register apparatus is provided. Each of shift registers within the shift register apparatus of the present invention is only constituted by a few of active and passive elements without using conventional digital logic elements, and even the passive element are not required at some conditions. Therefore, the layout area occupied/consumed by each of the shift registers of the present invention is relatively smaller than that of the conventional shift register constituted by a CMOS D-flip-flop, and thus a fabrication cost can be reduced.Type: GrantFiled: July 17, 2009Date of Patent: February 22, 2011Assignee: Novatek Microelectronics Corp.Inventors: Chao-Chih Hsiao, Yen-Po Chen
-
Publication number: 20110026665Abstract: A bi-directional shift register includes N stages, wherein the mth stage among the N stages includes a node, an output end, first input circuit, second input circuit, and a shift register unit. N is a natural number greater than 1 and m is a natural number smaller than or equal to N. First control signal is measured on the node. The output end outputs an mth output signal. The first input circuit receives an m?1th output signal as a control signal and a power signal to accordingly generate an enabled first driving signal to the node in first period. The second input circuit receives an m+1th output signal as a control signal and a power signal to accordingly generate an enabled second driving signal to the node in second period. Controlled by the first control signal, the shift register unit generates an mth output signal in third period.Type: ApplicationFiled: July 20, 2010Publication date: February 3, 2011Applicants: DONGGUAN MASSTOP LIQUID CRYSTAL DISPLAY CO., LTD., WINTEK CORPORATIONInventors: Chien-Ting Chan, Hsi-Rong Han, Wen-Chun Wang
-
Patent number: 7873140Abstract: A shift register is disclosed.Type: GrantFiled: June 8, 2009Date of Patent: January 18, 2011Assignee: LG Display Co., Ltd.Inventors: Su-Hwan Moon, Ji-Eun Chae
-
Patent number: 7852976Abstract: A bidirectional controlling device is utilized for receiving two input signals, which are respectively provided from a first input terminal and a second input terminal, and for respectively providing two output signals to a first output terminal and a second output terminal, by controlling a plurality of switch sets.Type: GrantFiled: June 9, 2008Date of Patent: December 14, 2010Assignee: AU Optronics Corp.Inventors: Chen-Ming Chen, Kuang-Hsiang Liu, Sheng-Chao Liu
-
Patent number: 7844026Abstract: An exemplary shift register (20) includes a plurality of shift register units (200) connected one by one. Each of the shift register units includes a clock signal input terminal (TS), a reverse clock signal input terminal (TSB), a high level signal input terminal (VH), a low level signal input terminal (VL), an output terminal (VOUT), a reverse output terminal (VOUTB), a first input terminal (VIN1), a second input terminal (VIN2), a common node (P), a first switch circuit (31) providing a high level signal to the common node, a second switch circuit (32) providing a low level signal to the common node, a third switch circuit (33) providing a clock signal to the output terminal, a fourth switch circuit (34) providing a low level signal to the output terminal, and an inverter (36) connected between the output terminal and the reverse output terminal.Type: GrantFiled: February 6, 2008Date of Patent: November 30, 2010Assignee: Chimei Innolux CorporationInventors: Chien-Hsueh Chiang, Sz-Hsiao Chen
-
Patent number: 7831010Abstract: A bidirectional shift register in which an operation margin is not lowered when a shift direction of a signal is switched is provided. A unit shift register SRk at one stage of a plurality of stages of shift registers includes a gate line drive unit, a forward shift unit, and backward shift unit each capable of operating as one-stage shift register. The gate line drive unit outputs a gate line drive signal Gk to a gate line GLk in response to a previous-stage forward signal Gnk?1 and a subsequent-stage backward signal Grk+1. The forward shift unit performs only forward shift to output a forward signal Gnk to the subsequent-stage in response to the previous-stage forward signal Gnk?1, and the backward shift unit performs only backward shift to output a backward signal Grk to the previous-stage in response to the subsequent-stage backward signal Grk+1.Type: GrantFiled: November 11, 2008Date of Patent: November 9, 2010Assignee: Mitsubishi Electric CorporationInventor: Youichi Tobita
-
Publication number: 20100272227Abstract: An electronic device is provided which comprises a barrel shifter unit (BS) for performing a rotation of an input. The barrel shifter unit comprises a first and second barrel shifter (BS1, BS2). The electronic device furthermore comprises a selection unit for selecting a first set of elements (a) for the second barrel shifter (BS2) and a second set of elements for the first barrel shifter (BS1). The electronic device furthermore comprises a plurality of second multiplexers (M1 M8) for receiving the input of the second barrel shifter as first input and the output of the first barrel shifter as second input.Type: ApplicationFiled: September 9, 2008Publication date: October 28, 2010Inventor: John Dielissen
-
Patent number: 7817770Abstract: A shift register for use in an LCD is disclosed. The shift register provides better gate driving signals with the lower coupling effect. The shift register includes two switches. The control node of the first switch is electrically coupled to the control node of the second switch. One end of the first switch receives a clock signal, and the other end of the first switch is electrically coupled to one end of the second switch. The other end of the second switch outputs a gate driving signal. Both of the two switches are controlled by a control signal.Type: GrantFiled: March 15, 2007Date of Patent: October 19, 2010Assignee: AU Optronics Corp.Inventors: Lee-Hsun Chang, Yu-Wen Lin, Jing-Ru Chen, Shu-Wen Cheng
-
Patent number: 7817771Abstract: A shift register comprises a plurality of stages, {Sn}, n=1, 2, . . . , N, N being a positive integer.Type: GrantFiled: December 15, 2008Date of Patent: October 19, 2010Assignee: Au Optronics CorporationInventors: Tsung-Ting Tsai, Ming-Sheng Lai, Min-Feng Chiang, Po-Yuan Liu
-
Patent number: 7813467Abstract: A shift register includes several stages of shift register units. Each shift register unit includes a first level lifting unit, first level lowering unit, first driving unit and level controller. The first level lifting unit and first level lowering unit control the scan signal to be equal to a first timing signal and first voltage, respectively. The level controller includes an input unit, a charge storage unit, a second level lifting unit and a second level lowering unit. The input unit controls the third control signal to be equal to the first voltage at a node. The charge storage unit stores a voltage of the timing signal at the node. The second level lifting unit and second level lowering unit respectively control the second control signal to be equal to the third control signal and the first voltage to turn on and turn off the first level lowering unit.Type: GrantFiled: February 25, 2010Date of Patent: October 12, 2010Assignee: Wintek CorporationInventors: Chien-Ting Chan, Wen-Chun Wang
-
Publication number: 20100220082Abstract: The present invention relates to a shift register having a plurality of stages electrically coupled to each other in series. Each stage includes a first and second TFT transistor. The first TFT transistor has a get electrically coupled to the output of the immediately prior stage, a drain electrically coupled to the boost point of the stage, and a source configured to receive one of the first and second control signals. The second TFT transistor has a get electrically coupled to the output of the immediately next stage, a drain and a source electrically coupled the drain and the source of the first transistor, respectively.Type: ApplicationFiled: May 11, 2010Publication date: September 2, 2010Applicant: AU OPTRONICS CORPORATIONInventors: Ching-Huan Lin, Sheng-Chao Liu, Kuan-Chun Huang, Chih-Hung Shih
-
Patent number: 7787585Abstract: A shift register including shift register units controlled by first and second clock signals for generating an output signal. For each unit, in an active period, the first driving device drives the first switch device to activate the output signal, and the second driving device provides a voltage signal according to the first clock signal to drive the first switch device to de-activate the output signal. When the first switch device de-activates the output signal, the second switch device provides the voltage signal to serve as the output signal according to the second clock signal. In the active period, the voltage signal has a low level, and the first and second clock signals are set as alternating-current signals and are opposite to each other. In a blanking period, the voltage signal has a high level, and each of the first and second clock signals is set as a direct-current signal.Type: GrantFiled: March 12, 2009Date of Patent: August 31, 2010Assignee: Au Optronics Corp.Inventors: Kuo-Hsing Cheng, Yao-Jen Hsieh
-
Patent number: 7778379Abstract: A shift register apparatus is provided. The pull-down unit of each of the shift registers in the shift register apparatus is controlled by itself, previous, and next two shift registers to enhance the ability of pull-down and voltage regulating. Therefore, the circuit structure of each of the shift registers does not need to be designed a large compensation capacitor therein to substantially restrain the coupling noise effect caused by the clock signal, and thus permitting that each of the shift registers can be collocated with a small compensation capacitor to enhance the output capability thereof.Type: GrantFiled: December 22, 2008Date of Patent: August 17, 2010Assignee: Au Optronics CorporationInventors: Yi-Suei Liao, Chien-Liang Chen, Chen-Lun Chiu, Hao-Chieh Lee, Kuan-Yu Chen
-
Patent number: 7773718Abstract: A shift register circuit includes a plurality of bit register units, coupled in series, for transferring an input signal among the plurality of bit register units to sequentially output the input signal to a plurality of data output terminals according to a control signal and a clock signal, wherein the number of the plurality of data output terminals is greater than that of the plurality of bit register units, and a control unit for generating the control signal to control transference of the input signal.Type: GrantFiled: January 8, 2008Date of Patent: August 10, 2010Assignee: NOVATEK Microelectronics Corp.Inventors: Tung-Shuan Cheng, Yueh-Hsiu Liu
-
Patent number: 7774674Abstract: The LDPC decoder includes a processor for updating messages exchanged iteratively between variable nodes and check nodes of a bipartite graph of the LDPC code. The decoder architecture is a partly parallel architecture clocked by a clock signal. The processor includes P processing units. First variable nodes and check nodes are mapped on the P processing units according to two orthogonal directions. The decoder includes P main memory banks assigned to the P processing units for storing all the messages iteratively exchanged between the first variable nodes and the check nodes. Each main memory bank includes at least two single port memory partitions and one buffer the decoder also includes a shuffling network and a shift memory.Type: GrantFiled: March 2, 2006Date of Patent: August 10, 2010Assignee: Stmicroelectronics N.V.Inventors: Norbert Wehn, Frank Kienle, Torben Brack
-
Patent number: 7760846Abstract: The present invention provides a shift register having simple circuit scheme capable of increasing lifetime of whole circuit and a related Liquid Crystal Display (LCD). The shift register includes a plurality of shift register units connected in cascade, wherein at least one of the plurality of shift register units includes: an output terminal, a first switch element, a second switch element, a third switch element, a fourth switch element, a fifth switch element, and a sixth switch element. In addition, The LCD includes a plurality of gate output signal lines and the shift register mentioned above. The plurality of shift register units connected in cascade are coupled to the plurality of gate output signal lines, respectively.Type: GrantFiled: January 21, 2009Date of Patent: July 20, 2010Assignee: Chunghwa Picture Tubes, Ltd.Inventors: Hsin-Wei Peng, Ming-Wei Huang, Yi-Nan Chu
-
Patent number: 7756238Abstract: A switch set used in a bi-directional shift register circuit includes a plurality of switch devices. Each switch device is controlled by corresponding control signals to switch the direction of the input signal. One of the switch devices includes a first switch unit for transmitting a shift register signal from a previous shift register to a shift register according to a first control signal, a second switch unit for transmitting a shift register signal from a next shift register to the shift register according to a second control signal. The first and the second control signals have the same frequency as the clock signal of the shift register circuit.Type: GrantFiled: June 30, 2009Date of Patent: July 13, 2010Assignee: AU Optronics Corp.Inventor: Chung-Chun Chen
-
Patent number: 7738623Abstract: A high-speed shift register circuit is provided. The shift register circuit includes a first transistor supplying a clock signal to a first output terminal, a second transistor discharging the first output terminal, a third transistor supplying the above clock signal to a second output terminal, and a fourth transistor discharging the second output terminal. The gates of the first and third transistors are both connected to a first node, and the gates of the second and fourth transistors are both connected to a second node. The first node is charged by a fifth transistor which is connected between the first node and a first input terminal and which has a gate connected to a second input end.Type: GrantFiled: September 17, 2007Date of Patent: June 15, 2010Assignee: Mitsubishi Electric CorporationInventor: Youichi Tobita
-
Patent number: 7738622Abstract: A shift register is disclosed, which can prevent a multi-output caused by a coupling phenomenon, the shift register comprising at least two clock transmission lines which transmit at least two clock pulses provided with the phase difference; and a plurality of stages which are supplied with the clock pulses from the clock transmission lines, and output output-signals in sequence, wherein each of the stages comprises a pull-up switching unit which is supplied with the first clock pulse, and outputs the first clock pulse as the output-signal according to a signal state of an enable node; and a noise eliminating unit which responds to the second clock pulse of which phase is prior to that of the first clock pulse supplied to the pull-up switching unit, and supplies a start pulse externally provided or the output-signal provided from the preceding stage to the enable node.Type: GrantFiled: June 22, 2007Date of Patent: June 15, 2010Assignee: LG Display Co., Ltd.Inventors: Hyung Nyuck Cho, Yong Ho Jang
-
Patent number: 7697655Abstract: A shift register includes several stages of shift register units. Each shift register unit includes a first level lifting unit, first level lowering unit, first driving unit and level controller. The first level lifting unit and first level lowering unit control the scan signal to be equal to a first timing signal and first voltage, respectively. The level controller includes an input unit, a charge storage unit, a second level lifting unit and a second level lowering unit. The input unit controls the third control signal to be equal to the first voltage at a node. The charge storage unit stores a voltage of the timing signal at the node. The second level lifting unit and second level lowering unit respectively control the second control signal to be equal to the third control signal and the first voltage to turn on and turn off the first level lowering unit.Type: GrantFiled: April 11, 2008Date of Patent: April 13, 2010Assignee: Wintek CorporationInventors: Chien-Ting Chan, Wen-Chun Wang
-
Publication number: 20100073356Abstract: In one embodiment of the present invention, a NAND circuit, an inverter, a plurality of transistors serve as stopping devices for stopping operation of a circuit in a manner responsive to a level of an initializing signal that is fed. If the initializing signal that is Low-level is fed into the NAND circuit, then a plurality of transistors all become OFF. This makes it possible to reduce steady current flowing across a voltage and a start signal. Steady current flowing across the voltage and a start inverted signal is also reduced. Thus, the steady current flowing through the level shifter is reduced reliably, regardless of the way of use, when necessary.Type: ApplicationFiled: May 12, 2006Publication date: March 25, 2010Inventors: Sachio Tsujino, Takahiro Yamaguchi, Shinya Takahashi, Isao Takahashi, Hajime Washio
-
Publication number: 20100067646Abstract: A shift register comprises a plurality of stages, {Sj}, j=1, 2, . . . , N, N being a positive integer.Type: ApplicationFiled: September 17, 2008Publication date: March 18, 2010Applicant: AU OPTRONICS CORPORATIONInventors: Kuang-Hsiang LIU, Chen-Ming CHEN, Sheng-Chao LIU, Ming-Tien LIN
-
Patent number: 7681097Abstract: A test system employing a test controller compressing data, a data compressing circuit and a test method are provided. The test system includes a tester, a device under test (DUT), and a test controller receiving a first clock signal and serial data bits output from the DUT, compressing the serial data bits by m bits (m?4) in response to a second clock signal to generate a signature signal, and outputting the signature signal to the tester. The tester compares a computed signature signal to a 1-bit signature signal to determine whether the DUT is operating poorly or not.Type: GrantFiled: July 16, 2007Date of Patent: March 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Hwan-wook Park
-
Patent number: 7667494Abstract: Methods and apparatus are provided for a fast unbalanced pipeline architecture. A disclosed pipeline buffer comprises a plurality of memory registers connected in series, each of the plurality of memory registers, such as flip-flops, having an enable input and a clock input; and a controlling memory register having an output that drives the enable inputs of the plurality of memory registers, whereby a predefined binary value on an input of the controlling memory register shifts values of the plurality of memory registers on a next clock cycle. A plurality of the disclosed pipeline buffets can be configured in a multiple stage configuration. At least one of the plurality of memory registers can comprise a locking memory register that synchronizes the pipeline buffer. The pipeline buffer can optionally include a delay gate to delay a clock signal and an inverter to invert the delayed clock signal.Type: GrantFiled: March 31, 2008Date of Patent: February 23, 2010Assignee: LSI CorporationInventors: Alexander Andreev, Ivan Pavisic, Igor Vikhliantsev
-
Patent number: 7664218Abstract: A shift register includes a first transistor supplying an output terminal with a clock signal input to a first clock terminal and a second transistor discharging the output terminal. Defining the gate node of the first transistor as a first node, and the gate node of the second transistor as a second node, the shift register includes an inverter circuit in which the first node serves as its input node and a capacitive element serves as a load, and a buffer circuit receiving the output from the inverter circuit and outputting a signal to the second node.Type: GrantFiled: July 31, 2007Date of Patent: February 16, 2010Assignee: Mitsubishi Electric CorporationInventor: Youichi Tobita
-
Patent number: 7636412Abstract: Malfunction caused by leakage current of the transistor is prevented in the shift register in which the signal can be shifted bi-directionally. The bi-directional unit shift register includes a transistor Q1 between a clock terminal CK and an output terminal OUT, a transistor Q2 for discharging the output terminal OUT, and transistors Q3, Q4 for providing first and second voltage signals Vn, Vr, which are complementary to each other, to the first node or a gate node of the transistor Q1. Furthermore, a transistor Q5, having a gate connected to a second node or a gate node of the transistor Q2, for discharging the first node is arranged.Type: GrantFiled: April 12, 2007Date of Patent: December 22, 2009Assignee: Mitsubishi Electric CorporationInventor: Youichi Tobita
-
Patent number: 7583247Abstract: A gate driver for a display device includes a plurality of shift registers to sequentially generate output signals during a frame period in response to multi-phase clocks; and a dummy clock provided to the plurality of shift registers during a vertical blank time to reduce a stress voltage in the shift registers, wherein an output of each of the shift registers is reset to a low state power supply voltage by an output signal of the next shift register.Type: GrantFiled: December 27, 2005Date of Patent: September 1, 2009Assignee: LG Display Co., Ltd.Inventors: Kwang Soon Park, Soo Young Yoon, Min Doo Chun
-
Patent number: 7573972Abstract: A switch set used in a bi-directional shift register circuit includes a plurality of switch devices. Each switch device is controlled by corresponding control signals to switch the direction of the input signal. One of the switch devices includes a first switch unit for transmitting a shift register signal from a previous shift register to a shift register according to a first control signal, a second switch unit for transmitting a shift register signal from a next shift register to the shift register according to a second control signal. The first and the second control signals have the same frequency as the clock signal of the shift register circuit.Type: GrantFiled: April 3, 2008Date of Patent: August 11, 2009Assignee: AU Optronics Corp.Inventor: Chung-Chun Chen
-
Patent number: 7573971Abstract: A shift register circuit has a plurality of shift registers connected in series, each shift register having a phase-shifting element and a pull-high element, wherein the phase-shifting element receives a first input signal, a first clock signal and a second clock signal, and the first clock signal and the second clock signal are complementary in phase. The pull-high element is used for pulling up an output signal to a high logic level, and includes a logic unit, wherein no current path is established in the pull-high element when the shift register is operated in any type of periods.Type: GrantFiled: May 2, 2007Date of Patent: August 11, 2009Assignees: Chi Mei Optoelectronics Corp., Chi Mei El CorporationInventors: Ming-Chun Tseng, Hong-Ru Guo, Chien-Hsiang Huang
-
Publication number: 20090129535Abstract: A switch set used in a bi-directional shift register circuit includes a plurality of switch devices. Each switch device is controlled by corresponding control signals to switch the direction of the input signal. One of the switch devices includes a first switch unit for transmitting a shift register signal from a previous shift register to a shift register according to a first control signal, a second switch unit for transmitting a shift register signal from a next shift register to the shift register according to a second control signal. The first and the second control signals have the same frequency as the clock signal of the shift register circuit.Type: ApplicationFiled: April 3, 2008Publication date: May 21, 2009Inventor: Chung-Chun Chen
-
Publication number: 20090115792Abstract: A device, in which circuit size is small and operation is stable, comprises a plurality of serially connected unit registers (shift registers) in which transfer is controlled by any of three or more clock signals each having a different phase, and a setting signal which determines shift direction; and a selection circuit (switch array) which can select at least one clock signal from the three or more clock signals in accordance with the setting signal; wherein the unit registers are put in a reset state by one clock signal selected by the selection circuit, corresponding to each of the unit registersType: ApplicationFiled: November 4, 2008Publication date: May 7, 2009Applicant: NEC LCE TECHNOLOGIES, LTD.Inventors: Tomohiko OTOSE, Masamichi Shimoda
-
Patent number: 7514964Abstract: An universal and programmable logic gate based on G4-FET technology is disclosed, leading to the design of more efficient logic circuits. A new full adder design based on the G4-FET is also presented. The G4-FET can also function as a unique router device offering coplanar crossing of signal paths that are isolated and perpendicular to one another. This has the potential of overcoming major limitations in VLSI design where complex interconnection schemes have become increasingly problematic.Type: GrantFiled: March 15, 2006Date of Patent: April 7, 2009Assignee: California Institute of TechnologyInventors: Amir Fijany, Farrokh Vatan, Kerem Akarvardar, Benjamin Blalock, Suheng Chen, Sorin Cristoloveanu, Elzbieta Kolawa, Mohammad M. Mojarradi, Nikzad Toomarian
-
Publication number: 20080304614Abstract: An electronic device includes N inputs to receive R input data, R being able to take values from 1 to N, and N outputs. A configurable shift circuit is coupled between the N inputs and N outputs and has a cascade of shift stages, each shift stage comprising at least N controllable multiplexers. Each multiplexer includes first and second elementary inputs respectively coupled to a first input and a second input taken from among the N inputs so as to, on command, not shift a data item present on the first elementary input and shift a data item present on the second elementary input by an elementary shift value dependent on a rank of the shift stage, a direction of the shift being identical for each multiplexer. Control circuitry controls the multiplexers to deliver the R input data on R outputs.Type: ApplicationFiled: May 8, 2008Publication date: December 11, 2008Applicant: STMicroelectronics SAInventors: Laurent Paumier, Vincent Heinrich
-
Publication number: 20080253500Abstract: A flip-flop is provided. The flip-flop is used in a shift register in a source driver. The flip-flop is used to receive a first clock signal, an input signal and output an output signal. The output signal is fed back to the flip-flop. The flip-flop includes a flop core for receiving the input signal and output the output signal. When the input signal and the output signal are all disabled, the flop core is disabled to function. When the input signal or the output signal is enabled, the flop core is enabled to function to output the output signal.Type: ApplicationFiled: March 3, 2008Publication date: October 16, 2008Applicant: Raydium Semiconductor CorporationInventors: Ko-Yang Tso, Hui-Wen Miao, Chin-Chieh Chao
-
Patent number: 7426254Abstract: A shift register including an electrical fuse and a method of operating the shift register are disclosed. The shift register includes a register flip-flop group circuit and a plurality of output circuits respectively receiving a plurality of enable signals. Each output circuit includes a fuse control flip-flop receiving one of the plurality of enable signals and outputting a fuse control signal in response to the one enable signal. Each output circuit also includes an electrical fuse receiving the fuse control signal and outputting an electrical fuse mode signal, and a multiplexer outputting either the register output signal or the electrical fuse mode signal as a final output signal in accordance with the one enable signal.Type: GrantFiled: March 19, 2007Date of Patent: September 16, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Jin-Hyun Kim
-
Patent number: 7397885Abstract: A shift register minimizing bias stress applied to transistors is disclosed.Type: GrantFiled: June 26, 2006Date of Patent: July 8, 2008Assignee: LG Display Co., Ltd.Inventors: Su Hwan Moon, Do Heon Kim, Ji Eun Chae
-
Patent number: 7366274Abstract: A bidirectional shift register includes a former stage multiplexer, a latter stage multiplexer, a former stage full-swing shift register, and a latter stage full-swing shift register, all of which have a plurality of registers all of the same type. The former and the latter stage multiplexers output signals according to a forward clock, a backward clock, a forward control signal, and a backward control signal. The former and the latter stage full-swing shift register store the signals output from the former and the latter stage full-swing shift registers respectively.Type: GrantFiled: June 22, 2006Date of Patent: April 29, 2008Assignees: Chi Mei El Corporation, Chi Mei Optoelectronics CorporationInventors: Ming-Chun Tseng, Hong-Ru Guo, Chien-Hsiang Hunag
-
Patent number: 7365727Abstract: A shift register is provided with a shift register section composed of a plurality of stages of flip-flops that operate in synchronization with a clock signal, and level shifters for boosting a start signal lower than a driving voltage and for applying the same to both ends of the shift register section, and the shift register is capable of switching the shift direction in accordance with the switching signal. The foregoing level shifters are current-driving-type level shifters that can operate even in the case where the transistor characteristics are inferior or in the case of fast operations, and that can carry out level shifting even with a start signal having a small amplitude. Furthermore, the foregoing level shifters are provided at both ends of the shift register section, respectively, and one of the same stops operating in accordance with a switching signal, so that consumed power should decrease.Type: GrantFiled: February 25, 2004Date of Patent: April 29, 2008Assignee: Sharp Kabushiki KaishaInventors: Masakazu Satoh, Yasushi Kubota, Hajime Washio, Kazuhiro Maeda, Michael James Brownlow, Graham Andrew Cairns
-
Patent number: 7295647Abstract: In order to improve the reliability of the operation of switching the scan direction in a bidirectional shift register without using a complex circuit configuration or complex timing, a clock signal is maintained at a high level by a controller around the timing of the switching of the scan direction in a bidirectional shift register including a plurality of stages of unit shift registers connected to each other in which the scan direction is switched. Alternatively, a power supply VDD is connected to the output terminal of a first clocked inverter in the unit shift register of any one of the odd-numbered stages through third and fourth transfer gates, which become conducting at the same timing as first and second transfer gates of the input terminal of the first clocked inverter, respectively.Type: GrantFiled: November 28, 2005Date of Patent: November 13, 2007Assignee: Toshiba Matsushita Display Technology Co., Ltd.Inventor: Kenji Harada
-
Patent number: 7098712Abstract: A register controlled delay locked loop includes a clock generation unit which receives an external clock signal for generating a source clock signal by buffering the external clock signal and for generating a delay monitoring clock signal and a reference clock signal by diving the source clock signal by a natural number; a delay line control unit which receives the reference clock signal and a feed-backed clock signal for generating a normal shift control signal and an acceleration shift control signal based on a result of a comparison between phases of the reference clock signal and the feed-backed clock signal; a delay line unit which receives the source clock signal for generating a delay locked clock signal by delaying the source clock signal according to a delay amount of the delay line unit determined by the normal shift control signal and the acceleration shift control signal; and a delay model unit for estimating a delay amount generated while the external clock signal is passed to a data output pinType: GrantFiled: June 1, 2004Date of Patent: August 29, 2006Assignee: Hynix Semiconductor, Inc.Inventor: Jae-Jin Lee
-
Patent number: 7027551Abstract: A shift register having a simple configuration and improved response and power consumption is disclosed. In the shift register, a plurality of stages are connected to each other in cascade and scanned in a bilateral direction. In the stages, a charger charges a first supply voltage into a first node in response to a clock signal. A discharger discharges the first node in response to a first start pulse or a second start pulse. A scan direction controller is connected between the charger and the discharger to discharge the first node into a different path in response to a scan direction control signal. An output part outputs any one of said first and second supply voltages as an output signal in response to a voltage at the first node. A latch part latches said output signal using said output signal and a clock signal inverted from said clock signal to feed back the latched output signal to the first node.Type: GrantFiled: June 29, 2004Date of Patent: April 11, 2006Assignee: LG.Philips LCD Co., Ltd.Inventors: Sang-Soo Han, Kyoung-Moon Lim
-
Patent number: 6996203Abstract: The present invention includes: a shift register section, including multiple-stage flip-flops operating in synchronism with a clock signal, for switching a shift direction in accordance with an externally supplied direction instruct signal; a waveform change section for changing in waveform a signal output of one of the flip-flops which is in a first predetermined stage; and an inspection signal switching section for switching, in accordance with the direction instruct signal, an output between the signal output which has been changed in waveform in the waveform change section and a signal output of one of the flip-flops which is in a second predetermined stage.Type: GrantFiled: June 4, 2004Date of Patent: February 7, 2006Assignee: Sharp Kabushiki KaishaInventors: Mamoru Onda, Hajime Washio, Shunsuke Hayashi, Hiroshi Murofushi, Nobuhiko Suzuki
-
Patent number: 6970530Abstract: The main circuit of each stage of the high-reliability shift register circuit is composed of transistors, and the turn-on time for the four transistors are only 1˜2 pulse time within one frame time. Transistors construct an inverter circuit which continuously offers a high-level supply voltage that controls activities of transistors so as to continuously offer a low-level supply voltage to the first node and the output terminal such that avoids the first node and the output terminal being in a floating state. Besides, one of the transistor acts as a charging circuit that extends the lifetime of another transistor. This circuit avoids the affection on the behavior of the shift register circuit that is caused by an a-Si (amorphous silicon) TFT under a sustained stress.Type: GrantFiled: August 24, 2004Date of Patent: November 29, 2005Assignee: Wintek CorporationInventors: Wen-Chun Wang, Wen-Tui Liao, Ja-Fu Tsai