Including Adhesive Bonding Step Patents (Class 438/118)
-
Publication number: 20130122654Abstract: A method of forming an electronic assembly includes dispensing a die attach material on a substrate into a recessed portion that includes an inner recessed portion of including a die pad. The die attach material is not dispensed on an outer raised flat portion of the die pad. A semiconductor die is attached directly on the outer raised flat portion and affixed to the die pad with said die attach material in said interior recessed portion but not on said outer raised flat portion.Type: ApplicationFiled: January 4, 2013Publication date: May 16, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Texas Instruments Incorporated
-
Publication number: 20130119529Abstract: A semiconductor device includes a substrate, a first die attached to the substrate, and a lid coupled to the substrate. The lid defines a cavity for engaging the first die, and the lid has a die enclosure barrier having ends extending downwardly into the cavity. The ends of the die enclosure barrier are attached to the substrate and a thermal interface material is disposed between the first die and the lid, thermally connecting the first die to the lid.Type: ApplicationFiled: November 15, 2011Publication date: May 16, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Yi LIN, Po-Yao LIN
-
Publication number: 20130119538Abstract: A method of making a wafer level chip size package (WCSP) comprising providing a die having a first face with a plurality of bond pads thereon, a second face opposite the first face and a plurality of side faces extending between the first face and the second face, at least one of the plurality of side faces having saw induced microcracks therein; and coating at least one of the plurality of side faces with a thin veneer of adhesive that penetrates the microcracks. A WCSP produced by the method is also disclosed.Type: ApplicationFiled: November 16, 2011Publication date: May 16, 2013Applicant: Texas Instruments IncorporatedInventor: Robert Fabian McCarthy
-
Patent number: 8435834Abstract: A semiconductor die has a conductive layer including a plurality of trace lines formed over a carrier. The conductive layer includes a plurality of contact pads electrically continuous with the trace lines. A semiconductor die has a plurality of contact pads and bumps formed over the contact pads. A plurality of conductive pillars can be formed over the contact pads of the semiconductor die. The bumps are formed over the conductive pillars. The semiconductor die is mounted to the conductive layer with the bumps directly bonded to an end portion of the trace lines to provide a fine pitch interconnect. An encapsulant is deposited over the semiconductor die and conductive layer. The conductive layer contains wettable material to reduce die shifting during encapsulation. The carrier is removed. An interconnect structure is formed over the encapsulant and semiconductor die. An insulating layer can be formed over the conductive layer.Type: GrantFiled: September 13, 2010Date of Patent: May 7, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Rajendra D. Pendse, Jun Mo Koo
-
Patent number: 8436469Abstract: A semiconductor device, includes a substrate, a multi-layer wiring layer formed on the substrate, and including a signal line and ground lines extending above the signal line, one of the ground lines extending toward a direction in a predetermined layer and another one of the ground lines extending from the one of the ground lines toward another direction in the predetermined layer, a first pad on the multi-layer wiring layer, a redistribution layer formed on the multi-layer wiring layer, including a second pad, a redistribution line coupling the first and second pads, and an insulation film covering the redistribution line, the redistribution line extending above the ground lines along the one of the ground lines and not extending along the another one of the ground lines. The insulation film includes a hole exposing the second pad above an end portion of the one of the ground lines.Type: GrantFiled: June 7, 2012Date of Patent: May 7, 2013Assignee: Renesas Electronics CorporationInventors: Yuji Tada, Tsuyoshi Hirakawa, Hironori Nakamura, Takayuki Kurokawa
-
Patent number: 8436481Abstract: The present invention is intended to solve the following problems with a method for fabricating a substrateless semiconductor package using an adhesive sheet as a temporary fixing supporter. A chip can be displaced from a specified position by pressure during resin encapsulation because the chip is not properly held by the adhesive sheet. If such displacement occurs, the relative positional relationship between the chip and an interconnect to be connected to a specified position in a subsequent wiring step also changes by the displacement of the chip from the specified position. Another problem is that if adhesive deposits occur during peeling of the adhesive sheet and the surface of a package is contaminated with the adhesive deposits, adhesive components left on the surface of the chip can inhibit connection between the interconnect and the chip in a subsequent wiring step.Type: GrantFiled: December 21, 2010Date of Patent: May 7, 2013Assignee: Nitto Denko CorporationInventors: Shinji Hoshino, Yukio Arimitsu, Kazuyuki Kiuchi, Akihisa Murata
-
Patent number: 8436429Abstract: A stacked power semiconductor device includes vertical metal oxide semiconductor field-effect transistors and dual lead frames packaged with flip-chip technology. In the method of manufacturing the stacked power semiconductor device, a first semiconductor chip is flip chip mounted on the first lead frame. A mounting clips is connected to the electrode at back side of the first semiconductor chip. A second semiconductor chip is mounted on the second lead frame, which is then flipped and stacked on the mounting clip.Type: GrantFiled: May 29, 2011Date of Patent: May 7, 2013Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Yueh-Se Ho, Lei Shi, Jun Lu, Liang Zhao
-
Patent number: 8436479Abstract: Provided is a method of manufacturing a semiconductor device capable of adhering semiconductor elements and a support member for mounting semiconductor elements, such as lead frames, organic substrates or the like, even in a relatively low temperature range without damaging adhesion property and workability and of suppressing the occurrence of voids.Type: GrantFiled: July 16, 2009Date of Patent: May 7, 2013Assignee: Sumitomo Bakelite Co., Ltd.Inventor: Akitsugu Sasaki
-
Publication number: 20130105852Abstract: A package structure and a manufacturing method for the same are provided. The package structure includes a chip, a substrate and at least one adhesive layer. The chip has at least one electrode portion. The substrate has at least one circuit portion. The adhesive layer is disposed between the electrode portion and the circuit portion to form an electrical connection therebetween. The adhesive layer is a material, which comprises a metal compound, with a Negative Coefficient of Thermal Expansion (Negative CTE). Because of the material with a Negative CTE, the alignment shift can be avoided after the chip and the substrate are adhered together.Type: ApplicationFiled: January 30, 2012Publication date: May 2, 2013Applicant: WALSIN LIHWA CORPORATIONInventors: Wei-Cheng LOU, Fong-Yee JAN, Chung-I CHIANG
-
Publication number: 20130105955Abstract: Disclosed herein is a semiconductor chip, including: a first substrate having a concave formed on one surface thereof and an opening formed on a bottom surface of the concave; a second substrate contacting the other surface of the first substrate; and a semiconductor chip mounted in the concave.Type: ApplicationFiled: January 30, 2012Publication date: May 2, 2013Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jin Su Kim, Ji Man Ryu, Soon Gyu Yim
-
Patent number: 8431444Abstract: An adhesive includes an epoxy resin and a hardener. The hardener includes trioxdiamine, diaminodicyclohexylmethane, toluene diamine, and bisphenol-A dianhydride.Type: GrantFiled: August 16, 2011Date of Patent: April 30, 2013Assignee: General Electric CompanyInventors: Thomas Bert Gorczyca, Paul Alan McConnelee
-
Publication number: 20130102112Abstract: A method includes loading a first package component on a concave boat, and placing a second package component over the first package component. A load clamp is placed over the second package component, wherein the load clamp is supported by a temperature-variable spacer of the concave boat. A reflow step is performed to bond the second package component to the first package component. During a temperature-elevation step of the reflow step, the temperature-variable spacer is softened in response to an increase in temperature, and a height of the softened temperature-variable spacer is reduced, until the load clamp is stopped by a rigid spacer of the concave boat.Type: ApplicationFiled: October 24, 2011Publication date: April 25, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Tse Chen, Kuei-Wei Huang, Wei-Hung Lin, Wen-Hsiung Lu, Ming-Da Cheng, Chung-Shi Liu
-
Publication number: 20130102113Abstract: Embodiments of the present invention disclose a method for encapsulating a component with plastic and its encapsulation structure, which belong to the plastic encapsulation technology field. The method includes: processing, by using the surface mounting technology, a first surface of a part to be encapsulated with plastic and/or performing die bonding on the first surface; encapsulating, with plastic, the first surface of the part to be encapsulated with plastic a second surface of the part to be encapsulated with plastic the first surface and/or performing die bonding in the second face; and encapsulating, with plastic, the second surface of the part to be encapsulated with plastic. This encapsulation structure includes a substrate, where components are fixed on an upper surface and a lower surface of the substrate, and the components on the upper surface and lower surface are all encapsulated with plastic in seal.Type: ApplicationFiled: December 11, 2012Publication date: April 25, 2013Applicant: Huawei Device Co., Ltd.Inventor: Huawei Device Co., Ltd.
-
Patent number: 8426955Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a stack board; connecting a device over the stack board; forming a stack encapsulant having a cavity and a pedestal over the device and having a shaped perimeter side from a pedestal surface of the pedestal to the stack board; and attaching a stack adhesive to a base package and the pedestal, the cavity and the shaped perimeter side providing a space for connections to the stack board.Type: GrantFiled: June 12, 2009Date of Patent: April 23, 2013Assignee: STATS Chippac Ltd.Inventors: HeeJo Chi, YeongIm Park, HyungMin Lee
-
Patent number: 8426247Abstract: A method of connecting chips to chip carriers, ceramic packages, etc. (package substrates) forms smaller than usual first solder balls and polymer pillars on the surface of a semiconductor chip and applies adhesive to the distal ends of the polymer pillars. The method also forms second solder balls, which are similar in size to the first solder balls, on the corresponding surface of the package substrate to which the chip will be attached. Then, the method positions the surface of the semiconductor chip next to the corresponding surface of the package substrate. The adhesive bonds the distal ends of the polymer pillars to the corresponding surface of the package substrate. The method heats the first solder balls and the second solder balls to join the first solder balls and the second solder balls into solder pillars.Type: GrantFiled: May 4, 2012Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8426244Abstract: A system for interconnecting at least two die each die having a plurality of conducting layers and dielectric layers disposed upon a substrate which may include active and passive elements. In one embodiment there is at least one interconnect coupling at least one conducting layer on a side of one die to at least one conducting layer on a side of the other die. Another interconnect embodiment is a slug having conducting and dielectric layers disposed between two or more die to interconnect between the die. Other interconnect techniques include direct coupling such as rod, ball, dual balls, bar, cylinder, bump, slug, and carbon nanotube, as well as indirect coupling such as inductive coupling, capacitive coupling, and wireless communications. The die may have features to facilitate placement of the interconnects such as dogleg cuts, grooves, notches, enlarged contact pads, tapered side edges and stepped vias.Type: GrantFiled: June 27, 2011Date of Patent: April 23, 2013Assignee: Sagacious Investment Group L.L.C.Inventor: Ernest E. Hollis
-
Publication number: 20130093072Abstract: A leadframe includes a die pad and a protective wall surrounding the die pad. A semiconductor die is situated on the die pad. Indentations are formed on the four inner corners of the protective wall adjacent the corners of the semiconductor die.Type: ApplicationFiled: October 13, 2011Publication date: April 18, 2013Applicant: STMICROELECTRONICS PTE LTD.Inventors: Xueren Zhang, Wingshenq Wong, Kim-Yong Goh, Yiyi Ma
-
Publication number: 20130093075Abstract: An embodiment is a structure. The structure comprises a substrate, a chip, and a reinforcement component. The substrate has a first surface, and the first surface comprises depressions. The chip is over and attached to the first surface of the substrate. The reinforcement component is over a first area of the first surface of the substrate. The first area is not under the chip. The reinforcement component has a portion disposed in at least some of the depressions in the first area.Type: ApplicationFiled: October 12, 2011Publication date: April 18, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Juin Liu, Chita Chuang, Chen-Cheng Kuo, Chen-Shien Chen
-
Publication number: 20130093085Abstract: A semiconductor package is provided, including a laminate substrate with an aperture sized to receive a semiconductor die. Through-holes in the substrate are filled with a thermally conductive adhesive. A first heat spreader is attached to the by the adhesive, and a semiconductor die is positioned in the aperture with a back face in thermal contact with the heat spreader. Wire bonds couple the die to electrical traces on the substrate. A second heat spreader is attached by the adhesive to the substrate over the die, directly opposite the first heat spreader. A portion of the second heat spreader is encapsulated in molding compound. Openings in the second heat spreader admits molding compound to fill the space around the die between the heat spreaders. Heat is transmitted from the die to the first spreader, and thence, via the through-holes and conductive paste, to the second heat spreader.Type: ApplicationFiled: October 18, 2011Publication date: April 18, 2013Applicant: STMICROELECTRONICS ASIA PACIFIC PTE LTD.Inventor: Lee Hua Alvin Seah
-
Patent number: 8421175Abstract: A wafer level packaged integrated circuit includes an array of contacts, a silicon layer and a glass layer. The silicon and glass layers are bonded together to form a bonding material layer therebetween. The bonding material layer includes gaps between the silicon layer and the glass layer at areas where no bonding material is present. An array of contacts is adjacent the semiconductor layer on a side thereof opposite the bonding layer. The wafer level packaged integrated circuit is provided with additional bonding material layer portions within the gaps and aligned with at least some of the contacts. When the wafer level packaged integrated circuit is configured as an image sensor or display having a pixel array, the additional bonding material layer portions are not used in an area of the pixel array.Type: GrantFiled: September 10, 2009Date of Patent: April 16, 2013Assignee: STMicroelectronics ( Research & Development) LimitedInventor: Robert Nicol
-
Patent number: 8419888Abstract: An electronic component mounting apparatus is capable of significantly reducing a warpage amount of an electronic component warped in a case of thermocompression bonding using a non-conductive adhesive agent having a low minimum melt viscosity and having no conductive particle where a thin electronic component having a thickness smaller than or equal to 200 ?m is mounted on a wiring board. In the mounting apparatus, a non-conductive adhesive film having the minimum melt viscosity lower than or equal to 1.0×103 Pa·s is placed on a wiring board placed on a base, and an IC chip having a thickness smaller than or equal to 200 ?m is placed on the non-conductive adhesive film. In the mounting apparatus, the IC chip is pressurized by a thermocompression bonding head having a compression bonding portion made of elastomer having a rubber hardness lower than or equal to 60, so that the IC chip is bonded onto the wiring board by thermocompression.Type: GrantFiled: November 13, 2008Date of Patent: April 16, 2013Assignee: Dexerials CorporationInventor: Kazunori Hamazaki
-
Publication number: 20130082407Abstract: A method of making integrated circuit package assemblies including encapsulating a plurality of dies in an encapsulation layer having an exterior surface and attaching a heat sink strip to the exterior surface of the encapsulation layer. An integrated circuit package assembly and an intermediate product used in making an integrated circuit package assembly are also disclosed.Type: ApplicationFiled: October 4, 2011Publication date: April 4, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Donald C. Abbott, Margaret Rose Simmons-Matthews
-
Publication number: 20130082357Abstract: A base layer of a semiconductor material is formed with a naturally textured surface. The base layer may be incorporated within a photovoltaic structure. A controlled spalling technique, in which substrate fracture is propagated in a selected direction to cause the formation of facets, is employed. Spalling in the [110] directions of a (001) silicon substrate results in the formation of such facets of the resulting base layer, providing a natural surface texture.Type: ApplicationFiled: October 4, 2011Publication date: April 4, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ibrahim Alhomoudi, Stephen W. Bedell, Keith E. Fogel, Paul A. Lauro, Ning Li, Devendra K. Sadana, Davood Shahrjerdi
-
Publication number: 20130082383Abstract: An electronic assembly includes an interposer having an inner aperture including a first side and a second side. A through-substrate-via (TSV) die is within the aperture including a plurality of TSVs, a bottomside, and a topside including topside bonding features thereon including of a first portion of the plurality of TSVs or pads coupled to the first TSVs. A ball grid array (BGA) is coupled to the topside bonding features of the TSV die and to pads on the second side of the interposer. Mold material is over at least a portion of the first side of the interposer, and within the inner aperture to fill a gap between the TSV die and the interposer. Respective ones of a second portion of the plurality of TSVs from the bottomside of the TSV die are connected by a lateral connector to pads on the first side of the interposer.Type: ApplicationFiled: October 3, 2011Publication date: April 4, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: KENGO AOYA
-
Patent number: 8410583Abstract: A security chip is disclosed. The security chip includes: a substrate; an integrated circuit disposed on the substrate, the integrated circuit including circuit elements, circuit interconnect layers connecting the circuit elements together, and interlayer contacts supporting the circuit interconnect layers; a shield to at least partially shield the integrated circuit; and at least one lightwell in the shield and the integrated circuit, wherein each lightwell has a closed shape formed from parts of the circuit interconnect layers and interlayer contacts, wherein no exploitable voltage can be measured on the parts of the circuit interconnect layers and interlayer contacts, and wherein each lightwell forms a path for light to penetrate to the substrate preventing the light from reaching the circuit elements. Related apparatus and methods are also disclosed.Type: GrantFiled: August 4, 2008Date of Patent: April 2, 2013Assignee: NDS LimitedInventors: John Walker, Tony Boswell
-
Patent number: 8410598Abstract: A semiconductor package is formed having a substrate juxtaposed on at least two sides of a semiconductor die. Both the substrate and the semiconductor die are affixed to a conductive layer that draws heat generated during use of the semiconductor package away from the semiconductor die and the substrate. There are also electrical contacts affixed to the substrate and the semiconductor die. The electrical contacts facilitate electrical connection between the semiconductor die, the substrate, and any external devices or components making use of the semiconductor die. The substrate, semiconductor die, and at least a portion of some of the electrical contacts are enclosed by an encapsulating layer insulating the components. Portions of the electrical contacts not enclosed by the encapsulating layer are affixed to an outside device, such as a printed circuit board.Type: GrantFiled: December 30, 2010Date of Patent: April 2, 2013Assignee: STMicroeletronics Pte. Ltd.Inventor: Kim-Yong Goh
-
Patent number: 8409929Abstract: In one embodiment, the present invention includes a method for placing a thermal interface material (TIM) between a die including a backside metallic (BSM) layer including copper (Cu) and a heat spreader having a contact surface including Cu, where the TIM is formed of an alloy including indium (In) and tin (Sn), and bonding the TIM to the die and the heat spreader to form at least one quaternary intermetallic compound (IMC) layer. Other embodiments are described and claimed.Type: GrantFiled: August 30, 2011Date of Patent: April 2, 2013Assignee: Intel CorporationInventors: Mukul Renavikar, Daewoong Suh, Carl Deppisch, Abhishek Gupta
-
Patent number: 8409928Abstract: The invention relates to a method for manufacturing contactless portable objects with an integrated circuit. The method of the invention is characterized in that it comprises the steps of: providing a silicon wafer (1) having integrated circuits (2) comprising plates (7) for connecting said circuits by capacitive coupling to the contact terminals of an antenna conductor circuit (5) provided at the surface of a dielectric substrate (4) of the contactless object; cutting the integrated circuits from said silicon wafer; grasping the integrated circuits using a gripping means of an integrated circuit transfer machine; and transferring the grasped integrated circuits onto the dielectric substrate so that the plates of said circuits are positioned substantially opposite the contact terminals of the antenna circuits. The invention can particularly be used for manufacturing UHF RFID objects.Type: GrantFiled: September 14, 2009Date of Patent: April 2, 2013Inventor: Yannick Grasset
-
Patent number: 8410586Abstract: A semiconductor package includes a semiconductor component including a circuit carrier with a plurality of inner contact pads, a semiconductor chip, and a plurality of electrical connections. An adhesion promotion layer is disposed on at least areas of the semiconductor component and a plastic encapsulation material encapsulates at least the semiconductor chip, the plurality of electrical connections and the plurality of the inner contact pads. Surface regions of the semiconductor component are selectively activated.Type: GrantFiled: October 7, 2008Date of Patent: April 2, 2013Assignee: Infineon Technologies, AGInventors: Edmund Riedl, Steffen Jordan, Christof Matthias Schilz, Fee Hoon Wong
-
Patent number: 8410603Abstract: A semiconductor device includes a semiconductor substrate having an upper surface, a lower surface, a first side and a second side, wherein the lower surface has a slope so that the first side is thicker than the second side, and a circuit pattern including a bonding pad on the upper surface of the semiconductor substrate.Type: GrantFiled: June 24, 2011Date of Patent: April 2, 2013Assignee: SK Hynix Inc.Inventor: Jin Ho Bae
-
Patent number: 8409930Abstract: A BGA substrate which has a back surface to which a heat radiating plate is attached and an opening for accommodating a relay wiring substrate therein, which is provided in the center of its surface, is used. The relay wiring substrate to which an ASIC chip and a memory chip are flip-chip connected, is bonded to the heat radiating plate in the opening with a thermal conductive bonding material. Further, each of the back surfaces of the ASIC chip and the memory chip is connected to a metal cap for sealing the opening through a thermal conductive material interposed therebetween.Type: GrantFiled: March 25, 2011Date of Patent: April 2, 2013Assignee: Oki Semiconductor Co., Ltd.Inventors: Makoto Terui, Yasushi Shiraishi
-
Publication number: 20130075933Abstract: A method of manufacture of a package-on-package system includes: providing a substrate connection; attaching a semiconductor die to the substrate connection using an adhesive, with the substrate connection affixed directly by the adhesive; forming an encapsulant around the semiconductor die to have a bottom exposed surface coplanar with a bottom surface of the substrate connection and to have a top exposed surface with through openings extending therefrom through the bottom exposed surface; and creating through vias by applying solder into the through openings, the through vias coplanar with the bottom exposed surface of the encapsulant and coplanar with the top exposed surface of the encapsulant.Type: ApplicationFiled: November 16, 2012Publication date: March 28, 2013Inventors: DongSam Park, JoungIn Yang
-
Publication number: 20130075917Abstract: Embodiments for multi-chip and multi-substrate reconstitution based packaging are provided. Example packages are formed using substrates from a reconstitution. substrate panel or strip. The reconstitution substrate panel or strip may include known good substrates of same or different material types and/or same of different layer counts and sizes. As such, different combinations of reconstitution substrates and chips can be used within the same package, thereby allowing substrate customization according to semiconductor chip block(s) and types contained in the package.Type: ApplicationFiled: September 27, 2011Publication date: March 28, 2013Applicant: Broadcom CorporationInventors: Edward LAW, Kevin (Kunzhong) HU, Rezaur Rahman KHAN
-
Patent number: 8404516Abstract: A carrier substrate has a mounting location with a number of electrical connection pads on a top side and external contacts connected thereto on an underside. A metal frame encloses the connection pads of the mounting location. A MEMS chip has electrical contacts on an underside. The MEMS chip is placed on the mounting location of the carrier substrate in such a way that the MEMS chip is seated with an edge region of its underside on the metal frame. Using a flip-chip process, the electrical contacts of the MEMS chip are connected to the connection pads of the carrier substrate by means of bumps the metal frame is connected to the MEMS chip such that a closed cavity is formed between MEMS chip and carrier substrate.Type: GrantFiled: November 30, 2009Date of Patent: March 26, 2013Assignee: EPCOS AGInventors: Christian Bauer, Gregor Feiertag, Hans Krueger, Alois Stelzl
-
Patent number: 8404517Abstract: A method of manufacturing a semiconductor device, includes mounting a semiconductor chip on a wiring substrate such that one surface of the semiconductor chip is faced to one surface of the wiring substrate, and filling a first resin in a gap between the surface of the wiring substrate and the surface of the semiconductor chip such that part of the first resin protrudes from the gap. In the filling of the first resin, the first resin is injected into the gap by use of a first resin injection nozzle while the first resin injection nozzle is being moved along any one of sides of the semiconductor chip or along two sides of the semiconductor chip which are adjacent to each other.Type: GrantFiled: May 31, 2012Date of Patent: March 26, 2013Assignee: Renesas Electronics CorporationInventors: Kenji Sakata, Tsuyoshi Kida
-
Patent number: 8405219Abstract: A semiconductor device, includes a substrate, a multi-layer wiring layer formed on the substrate, and including a signal line and ground lines extending above the signal line, one of the ground lines extending toward a direction in a predetermined layer and another one of the ground lines extending from the one of the ground lines toward another direction in the predetermined layer, a first pad on the multi-layer wiring layer, a redistribution layer formed on the multi-layer wiring layer, including a second pad, a redistribution line coupling the first and second pads, and an insulation film covering the redistribution line, the redistribution line extending above the ground lines along the one of the ground lines and not extending along the another one of the ground lines. The insulation film includes a hole exposing the second pad above an end portion of the one of the ground lines.Type: GrantFiled: June 7, 2012Date of Patent: March 26, 2013Assignee: Renesas Electronics CorporationInventors: Yuji Tada, Tsuyoshi Hirakawa, Hironori Nakamura, Takayuki Kurokawa
-
Publication number: 20130069218Abstract: The integrated circuit packaging techniques of the disclosed embodiments utilize a thermally conductive heat sink to partially enclose an integrated circuit. The heat sink is separated from the integrated circuit by a substrate that is conformally positioned into a recess in the heat sink, enabling the heat sink to transfer thermal energy from the integrated circuit.Type: ApplicationFiled: September 20, 2011Publication date: March 21, 2013Applicant: STMicroelectronics Asia Pacific Pte Ltd.Inventor: Lee Hua Alvin Seah
-
Publication number: 20130070438Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; mounting an interposer having a top interposer surface over the substrate; attaching an interposer pad extension to the top interposer surface, the interposer pad extension having an extension contact surface and a lower contact surface, the surface area of the extension contact surface being smaller than the surface area of the lower contact surface; and forming a package encapsulation on the substrate, the interposer, and the interposer pad extension, the package encapsulation having a recess exposing the top interposer surface, the interposer pad extension embedded only in the package encapsulation.Type: ApplicationFiled: September 20, 2011Publication date: March 21, 2013Inventors: A Leam Choi, DeokKyung Yang, JoHyun Bae
-
Publication number: 20130069224Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a routable layer having a column; mounting an integrated circuit structure in direct contact with the column; and forming a gamma connector to electrically connect the column to the integrated circuit structure.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Inventors: Oh Han Kim, Ki Youn Jang, DaeSik Choi, DongSoo Moon
-
Patent number: 8399980Abstract: A wiring electronic component of the present invention is incorporated into an electronic device package in which a circuit element including a semiconductor chip is disposed and in which the circuit element is connected to a wiring pattern on the back face and also connected, via vertical wiring, to external electrodes located on the front face opposite the wiring pattern. The wiring electronic component is composed of an electrically conductive support portion, which serves as an electroforming mother die, and a plurality of vertical wiring portions formed through electroforming such that they are integrally connected to the support portion.Type: GrantFiled: March 27, 2009Date of Patent: March 19, 2013Assignee: Kyushu Institute of TechnologyInventors: Masamichi Ishihara, Hirotaka Ueda
-
Patent number: 8399977Abstract: A method of producing a resin-sealed package is provided with: providing an electronic component which has a plurality of terminals on one face, a first support member and a second support member; temporarily fixing said electronic component to a surface of said first support member by a first adhesive agent layer, to face said terminals with said first support member; fixing said second support member having a second adhesive agent layer to said electronic component while interposing said electronic component between said first support member and said second support member to face said second adhesive agent layer with a back face side of said electronic component; resin sealing said electronic component between said first support member and said second support member; peeling said first support member and said first adhesive agent layer from said electronic component and a sealing resin; and stacking an insulating resin layer and a wiring layer which is electrically connected to said terminals of said electrType: GrantFiled: December 22, 2009Date of Patent: March 19, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yuji Kunimoto, Akihiko Tateiwa
-
Patent number: 8399296Abstract: A method of assembling a package includes aligning a pad chip with a spring chip to form at least one interconnect in an interconnect area, adhering the pad chip to the spring chip so that there is a gap between the pad chip and the spring chip, dispensing underfill material into the gap to seal the interconnect area from an environment external to the package, and curing the underfill material to form a solid mold.Type: GrantFiled: October 9, 2011Date of Patent: March 19, 2013Assignee: Palo Alto Research Center IncorporatedInventors: Christopher L. Chua, Bowen Cheng, Eugene M. Chow, Dirk De Bruyker
-
Patent number: 8399300Abstract: A semiconductor device has a flipchip or PoP semiconductor die mounted to a die attach area interior to a substrate. The substrate has a contact pad area around the die attach area and flow control area between the die attach area and contact pad area. A first channel is formed in a surface of the substrate within the flow control area. The first channel extends around a periphery of the die attach area. A first dam material is formed adjacent to the first channel within the flow control area. An underfill material is deposited between the die and substrate. The first channel and first dam material control outward flow of the underfill material to prevent excess underfill material from covering the contact pad area. A second channel can be formed adjacent to the first dam material. A second dam material can be formed adjacent to the first channel.Type: GrantFiled: April 27, 2010Date of Patent: March 19, 2013Assignee: STATS ChipPAC, Ltd.Inventors: KyungHoon Lee, KiYoun Jang, JoonDong Kim
-
Publication number: 20130062656Abstract: A thermally enhanced optical package includes a heat conducting module configured to dissipate the heat generated from an optical device, a plurality of insulating pads disposed on a heat conducting substrate, and at least one electrical conducting pad disposed on the insulating pads. The heat conducting module includes a heat conducting substrate and a plurality of heat conducting pillars, and the optical device is a light emitting diode chip or a light emitting diode die in the present embodiments. The thermally enhanced optical package is further characterized in a simple manufacturing procedure, including substantially an electrical or electroless plating process, a metal foil laminating process, a thick film printing process, and a patterning and etching process.Type: ApplicationFiled: September 13, 2011Publication date: March 14, 2013Applicant: INPAQ TECHNOLOGY CO., LTD.Inventors: WEI CHIH LEE, SHIH KWAN LIU, HUAI LUH CHANG
-
Publication number: 20130065364Abstract: To provide a technology capable of preventing the deterioration of the reliability of semiconductor devices caused by the gasification of a part of components of the material constituting a wiring substrate. A wiring layer constituting a circuit pattern is formed over each of the front and rear surfaces of a glass epoxy substrate, and after the formation of a solder resist covering the wiring layer while exposing a part of the wiring layer and prior to a heat treatment (first heat treatment) at 100° C. to 150° C. for dehumidification, a heat treatment (second heat treatment) at 160° C. to 230° C. for gasifying and discharging an organic solvent contained in the material constituting a wiring substrate is performed for the wiring substrate.Type: ApplicationFiled: October 26, 2012Publication date: March 14, 2013Applicant: RENESAS ELECTRIC CORPORATIONInventor: RENESAS ELECTRIC CORPORATION
-
Publication number: 20130065363Abstract: A method for manufacturing a chip packaging structure is disclosed. The manufacturing method includes steps of: providing a protection layer; forming a conductive trace layer on the protection layer; forming an adhesion layer on the conductive trace layer; placing a chip on the adhesion layer; and electrically connecting the chip to the conductive trace layer. Via these arrangements, the chip packaging structure made by the manufacturing method can have a smaller thickness.Type: ApplicationFiled: December 15, 2011Publication date: March 14, 2013Applicant: DAWNING LEADING TECHNOLOGY INC.Inventor: Diann-Fang Lin
-
Publication number: 20130062722Abstract: In various embodiments, a chip module may include a first chip; and a leadframe with a first leadframe area and a second leadframe area, wherein the first leadframe area is electrically insulated from the second leadframe area; wherein the first chip is arranged at least partially on the first leadframe area and at least partially on the second leadframe area.Type: ApplicationFiled: September 12, 2012Publication date: March 14, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Josef Hoeglauer, Ralf Otremba, Xaver Schloegel
-
Patent number: 8394679Abstract: A structure and method for cold weld compression bonding using a metallic nano-structured gasket is provided. This structure and method allows a hermetic package to be formed at lower pressures and temperatures than are possible using bulk or conventional thin-film gasket materials.Type: GrantFiled: September 1, 2010Date of Patent: March 12, 2013Assignee: Stellarray, Inc.Inventors: Mark F Eaton, Curtis Nathan Potter, Andrew Miner
-
Patent number: 8394677Abstract: A method of fabricating a semiconductor device according to one embodiment includes preparing a wafer having a plurality of chip areas, each chip area to become semiconductor chip, bonding the first side of the wafer to a support substrate through a removable adhesive, dividing the wafer into individually separate semiconductor chips, applying adhesive tape to the second side of the separate semiconductor chips, the second side being opposite to the first side bonded to the support substrate, and the adhesive tape being softer than the support substrate, removing the support substrate from the semiconductor chips, and picking up the separate semiconductor chips that are on the adhesive tape.Type: GrantFiled: February 28, 2011Date of Patent: March 12, 2013Assignee: Elpida Memory, Inc.Inventor: Shinichi Sakurada
-
Publication number: 20130059419Abstract: A method for fabricating a chip-scale board-on-chip substrate, or redistribution element, includes forming conductive planes on opposite sides of a substrate. A first of the conductive planes includes two sets of bond fingers, conductive traces that extend from a first set of the bond fingers, and two sets of redistributed bond pads, including a first set to which the conductive traces lead. The second conductive plane includes conductive traces that extend from locations that are opposite from the second set of bond fingers toward locations that are opposite from the locations of the second set of redistributed bond pads. Conductive vias are formed through the second set of bond fingers to the conductive traces of the second conductive plane. In addition, conductive vias are also formed to electrically connect the conductive vias of the second conductive plane to their corresponding redistributed bond pads in the first conductive plane.Type: ApplicationFiled: September 12, 2012Publication date: March 7, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Lee Choon Kuan, David J. Corisis, Chong Chin Hui