Using Structure Alterable To Nonconductive State (i.e., Fuse) Patents (Class 438/132)
-
Publication number: 20040038458Abstract: A fuse for use in a semiconductor device includes spaced-apart terminals with at least two layers of conductive material and a single-layer conductive link joining the spaced-apart terminals and including a single layer of conductive material. A first, lower layer of the terminals of each fuse may be formed from conductively doped polysilicon. The second, upper layer of each fuse terminal may be formed from a polycide, a metal silicide, a metal, or a conductive alloy. The conductive link of each fuse may be formed from either the material of the first layer or the material of the second layer. Methods for fabricating the fuse include forming the first and second layers and patterning the first and second layers so as to form a fuse with the desired structure.Type: ApplicationFiled: August 23, 2002Publication date: February 26, 2004Inventor: Kenneth W. Marr
-
Patent number: 6692994Abstract: A method for manufacturing a programmable chalcogenide fuse within a semiconductor device is disclosed. A resistor is initially formed on a substrate. Then, a chalcogenide fuse is formed on top of the resistor. Finally, a conductive layer is deposited on top of the chalcogenide fuse for providing electrical conduction to the chalcogenide fuse.Type: GrantFiled: June 26, 2002Date of Patent: February 17, 2004Assignee: BAE Systems, Information and Electronic Systems Integration, Inc.Inventors: John D. Davis, Thomas J. McIntyre, John C. Rodgers, Keith K. Sturcken, Peter W. Spreen, Tushar K. Shah
-
Patent number: 6686644Abstract: A high-strength protective member made of tungsten is disposed under a disconnecting point of a fuse. This protective member is formed simultaneously with formation of a via contact portion which connects the fuse with wiring, for example.Type: GrantFiled: March 22, 2002Date of Patent: February 3, 2004Assignee: Fujitsu LimitedInventors: Tsutomu Tatematsu, Kengi Togashi, Masayuki Nakada, Toyoji Sawada, Kazuo Sukegawa, Tomoyuki Yamada, Yoshikazu Arisaka
-
Patent number: 6682959Abstract: The invention relates to a fuse layout structure in a laser fuse box of a semiconductor integrated circuit and a method for fabricating the same. In one example of the invention, the fuse layout structure in a laser fuse box of the semiconductor integrated circuit includes a plurality of fuses with the central regions thereof extending parallel to each other within the fuse box, and the central regions of the fuses being covered with an insulative protection layer. Thus, the fuse layout structure of the present invention occupies a minimum area in the chip while minimizing influences of the heat generated by fusing neighboring fuses.Type: GrantFiled: February 13, 2003Date of Patent: January 27, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Kyu Bang, Sang-Gil Kim, Myoung-Sub Kim, Ho-Jeong Choi
-
Publication number: 20040014260Abstract: A copper fuse structure and the method for fabricating the same is disclosed in this present invention. By employing an inner copper metal layer as a fuse, the copper fuse according to this invention can be easily zipped with a laser repair tool. Furthermore, the openings on a bonding pad and the fuse of the semiconductor structure can be identified with the method according to this invention. Moreover, in contrast of the fuse formed with an upper aluminum layer in the prior art, the cost of the fuse manufacturing is lower in the method according to this invention by fabricating the fuse with an inner copper layer.Type: ApplicationFiled: May 1, 2003Publication date: January 22, 2004Applicant: United Microelectronics Corp.Inventors: Der-Yuan Wu, Chiu-Te Lee
-
Publication number: 20040012071Abstract: A semiconductor device includes a substrate, a fuse that can be blown by the radiation of light formed above the substrate, and insulating films formed on the fuse and on the substrate. One of the insulating films includes a flat portion formed on the substrate and the surface thereof is higher than the surface of the fuse, and a protruded portion formed on the fuse continuously from the flat portion, and protruded from the surface of the flat portion.Type: ApplicationFiled: January 24, 2003Publication date: January 22, 2004Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Yasuhiro Ido, Takeshi Iwamoto
-
Patent number: 6677188Abstract: According to one embodiment of the invention, a method is provided. The method includes lining, with a conductive liner, a surface of a dielectric layer. The surface defines at least two trenches separated by a platform. Each of the defined trenches includes a conductor that overlies the conductive liner and is positioned within the each of the defined trenches. The conductor is electrically coupled to the conductive liner. The method also includes covering the portion of the conductive liner overlying the platform after lining the surface. The method also includes removing any uncovered portions of the conductive liner while leaving in place the portion of the conductive liner that was covered.Type: GrantFiled: July 3, 2002Date of Patent: January 13, 2004Assignee: Texas Instruments IncorporatedInventor: Robert H. Havemann
-
Publication number: 20040004267Abstract: Disclosed is a programmable element including a semiconductor material doped with a dopant that alters the resistance of the element when exposed to actinic radiation. Rather than producing a mechanical deformation, the radiation rearranges the bonding configuration of the dopant in the element, allowing it to be placed on a chip in close proximity to other device structures without risking damage to those structures. After formation, the programmable element is subjected to a laser anneal process in which the dopant is electrically activated. The activation process allows the dopant to donate a charge carrier to the crystal structure. Rapid cooling following laser anneal preserves the desired bonding configuration of the dopant produced in the programmable element. Laser anneals have been shown to reduce the resistivity of a programmable element by at least a factor of two.Type: ApplicationFiled: July 2, 2002Publication date: January 8, 2004Applicant: International Business Machines CorporationInventors: Patricia S. Bunt, John J. Ellis-Monaghan
-
Patent number: 6667533Abstract: Disclosed is a conductive fuse for a semiconductor device, comprising: a pair of contact portions integrally connected to a fusible portion by connecting portions; the contact portions thicker than the connecting portions and the connecting portions thicker than the fusible portion; a first dielectric under the connecting portions and the fusible portion and extending between the pair of contact portions; and a second dielectric between the first dielectric and the fusible portion, the second dielectric extending between the connecting portions and defining the length of the fusible portion.Type: GrantFiled: March 11, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Anthony K. Stamper
-
Patent number: 6667195Abstract: A method of conducting a laser repair operation. A silicon wafer has a plurality of chips thereon. Each chip has a plurality of bonding pads, a plurality of testing pads, a plurality of fuses and a passivation layer for protecting the chip. The passivation layer exposes the bonding pads and the testing pads. A bump-forming process is conducted to form a bottom metallic layer and a bump sequentially over each bonding pad. Only a bottom metallic layer is formed over each testing pad. The bumps axe formed, for example, by electroplating or printing. Testing is carried out by probing various bottom metallic layers above the testing pads. Finally, a laser repair is conducted.Type: GrantFiled: August 6, 2001Date of Patent: December 23, 2003Assignee: United Microelectronics Corp.Inventor: Hermen Liu
-
Patent number: 6664141Abstract: The present invention provides a method of forming a semiconductor device fuse and a semiconductor device fuse structure. A first dielectric layer is formed on top of a metal layer in a semiconductor device. The dielectric layer is patterned to provide access to at least two contacts in the metal layer. A conductive metal layer is deposited and patterned to form a fuse between the fuse contacts. A second dielectric layer is deposited on the conductive metal layer.Type: GrantFiled: November 14, 2001Date of Patent: December 16, 2003Assignee: LSI Logic CorporationInventors: Ruggero Castagnetti, Prabhakar Pati Tripathi, Ramnath Venkatraman
-
Patent number: 6664142Abstract: A method of conducting a laser repair operation. A silicon wafer has a plurality of chips thereon. Each chip has a plurality of bonding pads, a plurality of testing pads, a plurality of fuses and a passivation layer for protecting the chip. The passivation layer exposes the bonding pads an the testing pads. A bump-forming process is conducted to form a bottom metallic layer and a bump sequentially over each bonding pad. Only a bottom metallic layer is formed over each testing pad. The bumps are formed, for example, by electroplating or printing. Testing is carried out by probing various bottom metallic layers above the testing pads. Finally, a laser repair is conducted.Type: GrantFiled: September 30, 2002Date of Patent: December 16, 2003Assignee: United Microelectronics Corp.Inventor: Hermen Liu
-
Patent number: 6664174Abstract: The semiconductor device includes a blocking layer 12 formed on a substrate 10, an insulation film 14 formed on the blocking layer 12, and a fuse 22 formed on the insulation film 14. The blocking layer 12 is formed below the fuse 22, whereby the fuse is disconnected by laser ablation, and the laser ablation can be stopped by the blocking layer 12 with good controllability without damaging the substrate. The fuses to be disconnected can be arranged at a very small pitch, which can improve integration of the fuse circuit.Type: GrantFiled: August 14, 2001Date of Patent: December 16, 2003Assignees: Fujitsu Limited, Electro Scientific Industries IncorporatedInventors: Taiji Ema, Edward J. Swenson, Thomas W. Richardson, Yunlong Sun
-
Patent number: 6656826Abstract: A semiconductor device has a fuse to be blown with an energy beam. The semiconductor device has copper wiring levels formed on a semiconductor substrate on which semiconductor elements are formed, an uppermost wiring level formed on said copper wiring levels and including a refractory metal film connected to a top one of the copper wiring levels, the fuse formed from a part of the uppermost wiring level, and a surface protective film formed on the uppermost wiring level.Type: GrantFiled: September 27, 2001Date of Patent: December 2, 2003Assignee: Kabushiki Kaisha ToshibaInventor: Kazunari Ishimaru
-
Publication number: 20030219929Abstract: A method is provided, the method comprising programming a silicide fuse by passing a current through the silicide fuse while substantially simultaneously irradiating the silicide fuse with a laser.Type: ApplicationFiled: June 6, 2003Publication date: November 27, 2003Applicant: Advanced Micro Devices, Inc.Inventor: Ting Yiu Tsui
-
Publication number: 20030211661Abstract: A metal silicide fuse for a semiconductor device. The fuse includes a conductive region positioned adjacent a common well of a first conductivity type, a terminal region positioned adjacent a well of a second conductivity type, and a narrowed region located between the terminal region and the conductive region and positioned adjacent a boundary between the two wells. Upon applying at least a programming current to the fuse, the fuse “blows” at the narrowed region. The diode or diodes between wells of different conductivity types wells and the Schottky diode or diodes between the remaining portions of the fuse and wells adjacent thereto control the flow of current through the remainder of the fuse and through the associated wells of the semiconductor device. When the fuse has been “blown,” the diodes and Schottky diodes prevent current of a normal operating voltage from flowing through the wells of the semiconductor device.Type: ApplicationFiled: April 21, 2003Publication date: November 13, 2003Inventors: Kenneth W. Marr, Michael P. Violette
-
Publication number: 20030205787Abstract: A fuse used for redundancy function in a semiconductor device includes a pair of fuse terminals formed as a common layer with top interconnect lines by using a damascene technique, and a fuse element made of refractive metal and bridging the fuse terminals. The fuse element is formed as a common layer with the protective cover films covering the interconnect lines.Type: ApplicationFiled: March 30, 2001Publication date: November 6, 2003Inventor: Norio Okada
-
Publication number: 20030207501Abstract: A semiconductor component includes adjustment circuitry configured to adjust selected physical and electrical characteristics of the component or elements thereof, and an input/output configuration of the component. The component includes a semiconductor die, a substrate attached to the die, and terminal contacts on the substrate. The adjustment circuitry includes conductors and programmable links, such as fuses or anti-fuses, in electrical communication with the die and the terminal contacts. The adjustment circuit can also include capacitors and inductance conductors. The programmable links can be placed in a selected state (e.g., short or open) using a laser or programming signals. A method for fabricating the component includes the steps of forming the adjustment circuitry, and then placing the programmable links in the selected state to achieve the selected adjustment.Type: ApplicationFiled: March 31, 2003Publication date: November 6, 2003Inventors: Aaron M. Schoenfeld, David J. Corisis, Tyler J. Gomm
-
Patent number: 6642135Abstract: A fabrication method for forming a semiconductor device having a fuse is provided. A substrate includes a cell array area, a peripheral circuit area and a global step difference between the cell array area and the peripheral circuit area. The substrate comprises a fuse formed in the peripheral circuit of the substrate. An interlayer insulating layer is formed on the global step difference. The global step difference is reduced by a cell open process. A multilevel metal interconnection including an intermetal insulating layer is formed on the resultant structure. During the cell open process and/or the process for forming the multilevel metal interconnection, the interlayer insulating layer and/or the intermetal insulating layer is partially removed to form a recess. A passivation layer is formed on the multilevel metal interconnection. A fuse opening is formed through the recess to expose the fuse.Type: GrantFiled: October 29, 2002Date of Patent: November 4, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Sang Kim, Dong-Won Shin
-
Patent number: 6642084Abstract: An integrated circuit includes a first conductive layer, an insulator layer disposed on the first conductive layer, and a second conductive layer disposed on the insulator layer. A first fuse is disposed in the first conductive layer and provides a first signal, and a second fuse is disposed in the second conductive layer in alignment with the first fuse and provides a second signal.Type: GrantFiled: April 19, 2002Date of Patent: November 4, 2003Assignee: Micron Technology, Inc.Inventors: Bryan C. Carson, Mark L. Hadzor, Lucien J. Bissey
-
Patent number: 6642113Abstract: A non-volatile memory capable of preventing the antenna effect and the fabrication thereof are described. The non-volatile memory includes a word-line having a high resistance portion and a memory cell portion on a substrate and a charge trapping layer located between the word-line and the substrate. The high resistance portion is electrically connected with a grounding doped region in the substrate and the memory cell portion is electrically connected with a metal interconnect over the substrate.Type: GrantFiled: April 23, 2002Date of Patent: November 4, 2003Assignee: Macronix International Co., Ltd.Inventors: Tung-Cheng Kuo, Chien-Hung Liu, Shyi-Shuh Pan, Shou-Wei Huang
-
Patent number: 6638795Abstract: A redundancy fuse is made up of a Cu—Al alloy film and a TiN film covering the surrounding surface of this Cu—Al alloy film. When this fuse is cut, the Cu—Al alloy film in the cut portion thermally diffuses by an abrupt temperature rise, and Al preferentially combines with oxygen because Al is baser than Cu. Al oxidizes in the atmosphere, and AlOx as the stable metal oxide produced sticks to the cut surfaces of the redundancy fuse to form a film in self-alignment. This film functions as a protective film to prevent the generation of corrosion.Type: GrantFiled: December 10, 2001Date of Patent: October 28, 2003Assignee: Fujitsu LimitedInventors: Masanobu Ikeda, Satoshi Otsuka
-
Patent number: 6638845Abstract: A semiconductor device comprises fuse elements formed on an insulating interlayer over a semiconductor substrate. A groove is formed in the insulating interlayer at each space between the fuse elements. A silicon nitride film of a predetermined thickness covers the side and upper surfaces of each fuse element. Since the side and upper surfaces of each fuse element are covered with the silicon nitride film of the same thickness, the film covering the fuse elements has no local weak point. Consequently, when a fuse element is blown out by applying laser beams, it is prevented that the silicon nitride film breaks before the temperature of the fuse element fully rises, and melted fuse element flows out.Type: GrantFiled: July 2, 2002Date of Patent: October 28, 2003Assignee: Fujitsu LimitedInventor: Hiroshi Kagiwata
-
Patent number: 6638796Abstract: A method of forming a top-metal fuse structure comprising the following steps. A structure having an intermetal dielectric layer is formed thereover, the structure including a fuse region and an RDL/bump/bonding pad region. A composite metal layer is formed over the intermetal dielectric layer. The composite metal layer including a second metal layer sandwiched between upper and lower first metal layers. The upper first metal layer is patterned to form an upper metal layer portion within the RDL/bump/bonding pad region. The second metal layer and the lower first metal layer are patterned: (1) within the RDL/bump/bonding pad region to form an RDL/bump/bonding pad; the RDL/bump/bonding pad having a patterned second metal layer portion/lower first metal portion with a width greater than that of the upper metal layer portion and forming a step profile; and (2) within the fuse region to form the top-metal fuse structure. The RDL/bump/bonding pad structure includes a step profile.Type: GrantFiled: February 13, 2002Date of Patent: October 28, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Harry Chuang
-
Patent number: 6630723Abstract: Laser Programming of Integrated Circuits. The invention relates to the laser adjustment or laser programming of laser fuses of an integrated circuit on a chip, with laser light, the integrated circuit having a plurality of laser fuses and being connected to a plurality of contact pads on the chip, and the chip being covered with a polymer layer which has at least windows on the plurality of contact pads, and comprising at least one wiring interconnect on the polymer layer which is electrically connected to at least one of the plurality of contact pads and ends at a predetermined location on a surface of the chip.Type: GrantFiled: June 25, 2002Date of Patent: October 7, 2003Assignee: Infineon Technologies, AGInventors: Harry Hedler, Roland Irsigler
-
Publication number: 20030186487Abstract: A semiconductor wafer is produced with an outer contact layer applied to the entire surface of an insulating layer and a rewiring layer embedded therein. At the same time, fuses are short-circuited. After the outer contact layer has been patterned and a passivation layer has been applied, outer contacts and short-circuit lines are uncovered. Outer contacts are introduced into passage openings in the passivation layer. The semiconductor structures are tested and predetermined short-circuit lines are interrupted. Then, the semiconductor wafer is diced into semiconductor chips.Type: ApplicationFiled: March 28, 2003Publication date: October 2, 2003Inventor: Jurgen Hogerl
-
Patent number: 6627970Abstract: An integrated semiconductor circuit, in particular a semiconductor memory circuit, having at least one integrated electrical antifuse structure is described. The antifuse structure is located within an insulated well composed of semiconductor material.Type: GrantFiled: December 20, 2000Date of Patent: September 30, 2003Assignee: Infineon Technologies AGInventors: Robert Fuller, Helmut Schneider
-
Patent number: 6624499Abstract: The present invention provides a system, apparatus and method of programming via electromigration. A semiconductor fuse which includes a cathode and an anode coupled by a fuse link having an electrically conductive component, such as silicide, is coupled to a power supply. A potential is applied across the conductive fuse link via the cathode and anode in which the potential is of a magnitude to initiate electromigration of silicide from a region of the semiconductor fuse reducing the conductivity of the fuse link. The electromigration is enhanced by effectuating a temperature gradient between the fuse link and one of the cathode and anode responsive to the applied potential. Portions of the semiconductor fuse are selectively cooled in a heat transfer relationship to increase the temperature gradient. In one embodiment, a heat sink is applied to the cathode. The heat sink can be a layer of metal coupled in close proximity to the cathode while insulated from the fuse link.Type: GrantFiled: September 19, 2002Date of Patent: September 23, 2003Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Chandrasekharan Kothandaraman, S. Sundar Kumar Iyer, Subramanian Iyer, Chandrasekhar Narayan
-
Publication number: 20030168715Abstract: The present invention provides methods of forming fuse box guard rings for integrated circuits and integrated circuit devices having the same. A fuse line is formed at a fuse portion of an integrated circuit device and a first insulating layer is formed on the fuse line. A guard ring pattern that encloses the fuse line is formed on the first insulating layer. A second insulating layer is formed on the guard ring pattern and the first insulating layer. The second insulating layer is partially etched to remove a portion of the second insulting layer in the fuse portion of the integrated circuit device enclosed by the guard ring pattern exposing a portion of the first insulating layer and to form a via hole in a peripheral circuit region of the integrated circuit device.Type: ApplicationFiled: February 12, 2003Publication date: September 11, 2003Inventor: Myoung-Kwang Bae
-
Patent number: 6617664Abstract: In a semiconductor device having a fuse and an etching stopper film covering the fuse, an optical window exposing the etching stopper film and a contact hole exposing a conductor pattern are formed simultaneously. By applying a dry etching process further to the etching stopper film, an insulation film covering the fuse is exposed in the optical window.Type: GrantFiled: April 18, 2002Date of Patent: September 9, 2003Assignee: Fujitsu LimitedInventors: Manabu Hayashi, Junichi Yayanagi
-
Patent number: 6613612Abstract: The semiconductor device includes a semiconductor substrate, an insulating layer on the semiconductor substrate wherein a groove is patterned to a predetermined depth in an upper surface of the insulating layer, a fuse layer at sidewalls and on a bottom of the groove, and a wire connected electrically to the fuse layer.Type: GrantFiled: July 25, 2002Date of Patent: September 2, 2003Assignee: Hyundai Electronics Industries Co. Ltd.Inventor: Hyun-Suck Park
-
Publication number: 20030162331Abstract: A method for preventing burnt fuse pads from further electrical connection suitable before the formation of bumps on the wafer. A dielectric layer is formed over the active surface of the wafer covering the bump pads and the fuse pads of the wafer, wherein a central region of the fuse pads is burnt to form a gap which allows the material of the dielectric layer to fill up the gap. Afterwards, either a part of the dielectric layer is removed. and the part of the dielectric layer covering the fuse pads remainsor a part of the dielectric layer covering the bump pads is removed. Then, an under ball metallurgy layer is formed on the bump pads of the wafer so that the material of the under ball metallurgy layer does not cover the two sides of the fuse pad at the same time, or fill into the gap. As a result, the electrical isolation still remains.Type: ApplicationFiled: February 20, 2003Publication date: August 28, 2003Inventors: HO-MING TONG, CHUN-CHI LEE, JEN-KUANG FANG, MIN-LUNG HUANG, JAU-SHOUNG CHEN, CHING-HUEI SU, CHAO-FU WENG, YUNG-CHI LEE, YU-CHEN CHOU, TSUNG-HUA WU, SU TAO
-
Publication number: 20030157752Abstract: A method for producing antifuse structures and antifuses by which adjacent conductive regions can be selectively electrically connected involve the application of a sacrificial layer to a first conductive region. The sacrificial layer is patterned with the aid of a photolithographic method. A fuse layer is applied and the sacrificial layer is then removed. A non-conductive layer is applied and a conductive material is introduced in an opening in the non-conductive layer for the purpose of forming a second conductive region.Type: ApplicationFiled: March 3, 2003Publication date: August 21, 2003Inventors: Matthias Lehr, Uwe Schilling, Veronika Polei, Irene Sperl
-
Patent number: 6607945Abstract: A method is provided, the method comprising programming a silicide fuse by passing a current through the silicide fuse while substantially simultaneously irradiating the silicide fuse with a laser.Type: GrantFiled: May 24, 2001Date of Patent: August 19, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Ting Yiu Tsui
-
Publication number: 20030153173Abstract: A method of forming a top-metal fuse structure comprising the following steps. A structure having an intermetal dielectric layer is formed thereover the structure including a fuse region and an RDL/bump/bonding pad region. A composite metal layer is formed over the intermetal dielectric layer. The composite metal layer including a second metal layer sandwiched between upper and lower first metal layers. The upper first metal layer is patterned to form an upper metal layer portion within the RDL/bump/bonding pad region. The second metal layer and the lower first metal layer are patterned: (1) within the RDL/bump/bonding pad region to form an RDL/bump/bonding pad; the RDL/bump/bonding pad having a patterned second metal layer portion/lower first metal portion with a width greater than that of the upper metal layer portion and forming a step profile; and (2) within the fuse region to form the top-metal fuse structure. The RDL/bump/bonding pad structure includes a step profile.Type: ApplicationFiled: February 13, 2002Publication date: August 14, 2003Applicant: Taiwan Semiconductor Manufacturing CompanyInventor: Harry Chuang
-
Publication number: 20030153135Abstract: A fabrication method for forming a semiconductor device having a fuse is provided. A substrate includes a cell array area, a peripheral circuit area and a global step difference between the cell array area and the peripheral circuit area. The substrate comprises a fuse formed in the peripheral circuit of the substrate. An interlayer insulating layer is formed on the global step difference. The global step difference is reduced by a cell open process. A multilevel metal interconnection including an intermetal insulating layer is formed on the resultant structure. During the cell open process and/or the process for forming the multilevel metal interconnection, the interlayer insulating layer and/or the intermetal insulating layer is partially removed to form a recess. A passivation layer is formed on the multilevel metal interconnection. A fuse opening is formed through the recess to expose the fuse.Type: ApplicationFiled: October 29, 2002Publication date: August 14, 2003Applicant: Samsung ElectronicsInventors: Min-Sang Kim, Dong-Won Shin
-
Patent number: 6599796Abstract: A cross point memory array is fabricated on a substrate with a plurality of memory cells, each memory cell including a diode and an anti-fuse in series. First and second conducting materials are disposed in separate strips on the substrate to form a plurality of first and second orthogonal electrodes with cross points. A plurality of semiconductor layers are disposed between the first and second electrodes to form a plurality of diodes between the cross points of the first and second electrodes. A passivation layer is disposed between the first electrodes and the diodes to form a plurality of anti-fuses adjacent to the diodes at the cross points of first and second electrodes. Portions of the diode layers are removed between the electrode cross points to form the plurality of memory cells with rows of trenches between adjacent memory cells to provide a barrier against crosstalk between adjacent memory cells. The trenches extend substantially to the depth of the n-doped layer in each diode.Type: GrantFiled: June 29, 2001Date of Patent: July 29, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Ping Mei, Carl P. Taussig, Patricia A. Beck
-
Publication number: 20030139028Abstract: A method of forming an integrated circuit device can include forming a plurality of fuse wires on an integrated circuit substrate, and forming an insulating layer on the integrated circuit substrate and on the plurality of fuse wires so that the fuse wires are between the integrated circuit substrate and the insulating layer. A plurality of fuse cutting holes can be formed in the insulating layer wherein each of the fuse cutting holes exposes a target spot on a respective one of the fuse wires, and a cross-sectional area of the fuse wires can be reduced at the exposed target spots. Related structures are also discussed.Type: ApplicationFiled: January 7, 2003Publication date: July 24, 2003Inventors: Ho-won Sun, Kwang-kyu Bang, In-ho Nam
-
Publication number: 20030134456Abstract: Fuses for integrated circuits and semiconductor devices, methods for making the same, methods of using the same, and semiconductor devices containing the same. The semiconductor fuse contains two conductive layers—an overlying and underlying layer—on an insulating substrate. The underlying layer comprises titanium nitride and the overlying layer comprises tungsten silicide. The semiconductor fuse may be fabricated during manufacture of a local interconnect structure containing the same materials. The fuse, which may be used to program redundant circuitry, is blown by electrical current rather than laser beams, thus allowing the fuse width to be smaller than prior art fuses blown by laser beams. The fuse may also be blown by less electrical current than the current required to blow conventional polysilicon fuses having similar dimensions.Type: ApplicationFiled: December 27, 2002Publication date: July 17, 2003Inventors: Zhongze Wang, Michael P. Violette, Jigish Trivedi
-
Publication number: 20030134457Abstract: A fuse area of a semiconductor device capable of preventing moisture-absorption and a method for manufacturing the fuse area are provided. When forming a guard ring for preventing permeation of moisture through the sidewall of an exposed fuse opening portion, an etch stop layer is formed over a fuse line. A guard ring opening portion is formed using the etch stop layer. The guard ring opening portion is filled with a material for forming the uppermost wiring of multi-level interconnect wirings or the material of a passivation layer, thereby forming the guard ring concurrently with the uppermost interconnect wiring or the passivation layer. Accordingly, permeation of moisture through an interlayer insulating layer or the interface between interlayer insulating layers around the fuse opening portion can be efficiently prevented by a simple process.Type: ApplicationFiled: December 31, 2002Publication date: July 17, 2003Applicant: Samsung Electronics Co., Ltd.Inventors: Byung-yoon Kim, Won-seong Lee, Young-woo Park
-
Publication number: 20030124750Abstract: A method and system for sealing or covering exposed fuses on a semiconductor device are disclosed. A semiconductor device prober incorporating a spray device for applying a sealing compound to individual fuses on a semiconductor device subsequent to testing the semiconductor device is disclosed. A method and system for sealing exposed fuses on a semiconductor device is disclosed which allows the sealing step to be performed either prior to or following singulation of the semiconductor device into individual dice.Type: ApplicationFiled: September 16, 2002Publication date: July 3, 2003Inventor: Benjamin N. Eldridge
-
Patent number: 6586815Abstract: A semiconductor device having an array of dummy interconnections in a fuse window are proposed. The each dummy interconnection comprised of a fuse body scheduled to be blown away by laser beam, a fuse wiring extended up to the bottom of the fuse body from one side of the fuse window, and another fuse wiring extended up to the bottom of the fuse body form the another side of the fuse window. Contact plugs are disposed on terminal portions of the fuse wirings respectively, the terminal portions facing to each other having a predetermined gap between them. The bottom surfaces of both terminal portions of the fuse body are electrically connected with the facing terminal portions of the fuse wirings through the contact plugs, respectively. The length of the fuse body is set so as to have a length not shorter than the predetermined gap and not exceeding a diameter of laser beam to blow off the fuse body.Type: GrantFiled: November 30, 2001Date of Patent: July 1, 2003Assignee: Kabushiki Kaisha ToshibaInventor: Hajime Ohhashi
-
Patent number: 6586282Abstract: A method of manufacturing a semiconductor device comprises forming a thin film over a semiconductor substrate, patterning the thin film to define a portion of a laser trimming registration position pattern while simultaneously forming a fuse element formed from the same thin film and separate from the portion of the laser trimming position registration pattern, and forming a metallic film on the portion of the laser trimming position pattern but not on the fuse element.Type: GrantFiled: May 11, 2000Date of Patent: July 1, 2003Assignee: Seiko Instruments Inc.Inventor: Hiroaki Takasu
-
Publication number: 20030119227Abstract: The invention relates to a fuse layout structure in a laser fuse box of a semiconductor integrated circuit and a method for fabricating the same. In one embodiment of the invention, the fuse layout structure in a laser fuse box of the semiconductor integrated circuit comprises a plurality of fuses with the central regions thereof extending parallel to each other within the fuse box, and the central regions of the fuses being covered with an insulative protection layer. Thus, the fuse layout structure of the present invention occupies a minimum area in the chip while minimizing influences of the heat generated by fusing neighboring fuses.Type: ApplicationFiled: February 13, 2003Publication date: June 26, 2003Applicant: Samsung Electronics Co. Ltd.Inventors: Kwang-Kyu Bang, Sang-Gil Kim, Myoung-Sub Kim, Ho-Jeong Choi
-
Publication number: 20030116820Abstract: A structure and method of fabricating a semiconductor corrosion resistant metal fuse line including a refractory liner which can also act as a resistor is disclosed. Fabrication is accomplished using damascene process. The metal structure can be formed on a semiconductor substrate including a first portion including a first layer and a second layer, the first layer having higher resistivity than the second layer, the second layer having horizontal and vertical surfaces that are in contact with the first layer in the first portion, and a second portion coupled to the first portion, the second portion being comprised of the first layer, the first layer not being in contact with the horizontal and vertical surfaces of the second layer in the second portion. The metal structure can be used as a corrosion resistant fuse. The metal structure can also be used as a resistive element.Type: ApplicationFiled: September 25, 2002Publication date: June 26, 2003Inventors: Timothy H. Daubenspeck, Daniel C. Edelstein, Robert M. Geffken, William T. Motsiff, Anthony K. Stamper, Steven H. Voldman
-
Patent number: 6573125Abstract: A method of opening a repair fuse of a semiconductor device in a stable fashion is provided. According to the method, an upper plate electrode and a blocking dielectric layer are formed on a cell region and a fuse region, thereby opening the repair fuse completely.Type: GrantFiled: March 21, 2002Date of Patent: June 3, 2003Assignee: Samsung Electronics Co., Ltd.Inventor: Jun-shik Bae
-
Patent number: 6566238Abstract: An integrated circuit has primary devices and redundant devices being selective substituted for the primary devices through at least one fuse. The fuse includes a first layer having at least one fuse link region, a second layer over the first layer and cavities in the second layer above the fuse link region.Type: GrantFiled: May 21, 2001Date of Patent: May 20, 2003Assignee: Infineon Technologies AGInventors: Axel C. Brintzinger, Edward W. Kiewra, Chandrasekhar Narayan, Carl J. Radens
-
Patent number: 6566171Abstract: Fuses, and optionally metal pads, are formed over a layer of low k dielectric material structure having first openings lined with conductive barrier material and filled to form metal interconnects in the upper surface of the low k dielectric material. A dielectric layer is formed over the low k dielectric material and over the metal interconnects, and patterned to form second openings therein communicating with the metal interconnects. A conductive barrier layer is formed over this dielectric layer in contact with the metal interconnects, and patterned to form fuse portions between some of the metal interconnects, and a liner over one or more of the metal interconnects. A dielectric layer is then formed over the patterned conductive barrier layer to form a window above each fuse, and patterned to form openings over at least some of the conductive barrier liners filled with metal to form metal pads.Type: GrantFiled: June 12, 2001Date of Patent: May 20, 2003Assignee: LSI Logic CorporationInventors: Yauh-Ching Liu, Ruggero Castagnetti, Ramnath Venkatraman
-
Patent number: 6566730Abstract: A severable horizontal portion of a fuse link is formed relative to a vertically configured structure in an IC to promote separation of the severable portion upon applying energy from a laser beam. The vertically configured structure may be a reduced vertical thickness of the severable portion, an elevated lower surface of the severable portion above adjoining portions of the fuse link, a protrusion which supports the severable portion at a height greater than a height of the adjoining portions of the fuse link, flowing the melted severable portion down sloped surfaces away from a break point, and a propellent material beneath the severable portion which explodes to ablate the severable portion.Type: GrantFiled: November 27, 2000Date of Patent: May 20, 2003Assignee: LSI Logic CorporationInventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Shiva Ramesh
-
Publication number: 20030089962Abstract: A method and structure for a fuse structure comprises an insulator layer, a plurality of fuse electrodes extending through the insulator layer to an underlying wiring layer, an electroplated fuse element connected to the electrodes, and an interface wall. The fuse element is positioned external to the insulator, with a gap juxtaposed between the insulator and the fuse element. The interface wall further comprises a first side wall, a second side wall, and an inner wall, wherein the inner wall is disposed within the gap. The fuse electrodes are diametrically opposed to one another, and the fuse element is perpendicularly disposed above the fuse electrodes. The fuse element is either electroplatted, electroless plated, or is an ultra thin fuse.Type: ApplicationFiled: November 14, 2001Publication date: May 15, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David K. Anderson, Tien-Jen Cheng, Timothy J. Dalton, Christopher V. Jahnes, Andrew Lu, Chandrasekhar Narayan, Kevin S. Petrarca, Richard P. Volant, George F. Walker