Vertical Channel Patents (Class 438/138)
-
Publication number: 20140231865Abstract: An insulated gate semiconductor device includes a region that is provided between trenches in which a gate electrode is filled through a gate insulating film in a surface layer of a substrate, includes a p base region and an n+ emitter region, and comes into conductive contact with an emitter electrode and a p-type floating region that is electrically insulated by an insulating film which is interposed between the p-type floating region and the emitter electrode. The p-type floating region is deeper than the trench and has a lower impurity concentration than the p base region.Type: ApplicationFiled: April 9, 2014Publication date: August 21, 2014Applicant: FUJI ELECTRIC CO., LTD.Inventor: Yuichi ONOZAWA
-
Patent number: 8803191Abstract: Methods and systems for lateral switched-emitter thyristors in a single-layer implementation. Lateral operation is advantageously achieved by using an embedded gate. Embedded gate plugs are used to controllably invert a portion of the P-base region, so that the electron population at the portion of the inversion layer which is closest to the anode will provide a virtual emitter, and will provide sufficient gain so that the combination of bipolar devices will go into latchup.Type: GrantFiled: October 15, 2012Date of Patent: August 12, 2014Assignee: Pakal Technologies LLCInventor: Richard A. Blanchard
-
Patent number: 8803252Abstract: A drift layer forms a first main surface of a silicon carbide layer and has a first conductivity type. A source region is provided to be spaced apart from the drift layer by a body region, forms a second main surface, and has the first conductivity type. A relaxing region is provided within the drift layer and has a distance Ld from the first main surface. The relaxing region has a second conductivity type and has an impurity dose amount Drx. The drift layer has an impurity concentration Nd between the first main surface and the relaxing region. Relation of Drx>LdĀ·Nd is satisfied. Thus, a silicon carbide semiconductor device having a high breakdown voltage is provided.Type: GrantFiled: June 19, 2013Date of Patent: August 12, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Takeyoshi Masuda, Toru Hiyoshi
-
Publication number: 20140217463Abstract: A bipolar semiconductor switch having a semiconductor body is provided. The semiconductor body includes a first p-type semiconductor region, a second p-type semiconductor region, and a first n-type semiconductor region forming a first pn-junction with the first p-type semiconductor region and a second pn-junction with the second p-type semiconductor region. On a shortest path through the first n-type semiconductor region between the first pn-junction and the second pn-junction a concentration of charge recombination centers and a concentration of n-dopants vary. The concentration of the charge recombination centers has a maximum at a point along the shortest path where the concentration of n-dopants is at least close to a maximum dopant concentration. Further, a manufacturing method for the bipolar semiconductor switch is provided.Type: ApplicationFiled: February 7, 2013Publication date: August 7, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide
-
Patent number: 8796802Abstract: Semiconductor photodetectors are provided that may enable optimized usage of an active detector array. The semiconductor photodetectors may have a structure that can be produced and/or configured as simply as possible. A radiation detector system is also provided.Type: GrantFiled: October 13, 2010Date of Patent: August 5, 2014Assignee: First Sensor AGInventors: Michael Pierschel, Frank Kudella
-
Publication number: 20140213022Abstract: A method of manufacturing a reduced free-charge carrier lifetime semiconductor structure includes forming a plurality of transistor gate structures in trenches arranged in a semiconductor substrate, forming a body region between adjacent ones of the transistor gate structures and forming an end-of-range irradiation region between adjacent ones of the transistor gate structures, the end-of-range irradiation region having a plurality of vacancies.Type: ApplicationFiled: March 28, 2014Publication date: July 31, 2014Inventors: Holger Ruething, Hans-Joachim Schulze, Frank Hille, Frank Pfirsch
-
Patent number: 8785306Abstract: A method for manufacturing a semiconductor power device on a semiconductor substrate supporting a drift region composed of an epitaxial layer by growing a first epitaxial layer followed by forming a first hard mask layer on top of the epitaxial layer; applying a first implant mask to open a plurality of implant windows and applying a second implant mask for blocking some of the implant windows to implant a plurality of dopant regions of alternating conductivity types adjacent to each other in the first epitaxial layer; repeating the first step and the second step by applying the same first and second implant masks to form a plurality of epitaxial layers then carrying out a device manufacturing process on a top side of the epitaxial layer with a diffusion process to merge the dopant regions of the alternating conductivity types as doped columns in the epitaxial layers.Type: GrantFiled: September 27, 2011Date of Patent: July 22, 2014Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Lingpeng Guan, Madhur Bobde, Anup Bhalla, Yeeheng Lee, John Chen, Moses Ho
-
Patent number: 8779499Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes sheet-like memory strings arranged in a matrix shape substantially perpendicularly to a substrate. A control gate electrode film includes a common connecting section that extends in a first direction and an electrode forming section that is provided for each of memory cells above or below a floating gate electrode film via an inter-electrode dielectric film to project from the common connecting section in a second direction. The floating gate electrode film extends in the second direction and is formed on a first principal plane of a sheet-like semiconductor film via a tunnel dielectric film.Type: GrantFiled: January 18, 2012Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Masahiro Kiyotoshi
-
Patent number: 8779465Abstract: A semiconductor device arrangement comprises a semiconductor device and an injector device. The semiconductor device comprises a first current electrode region of a first conductivity type, a second current electrode region of the first conductivity type, a drift region between the first and the second current electrode regions, and at least one floating region of a second conductivity type formed in the drift region. The injector device is arranged to receive an activation signal when the semiconductor device is turned on and to inject charge carriers of the second conductivity type into the drift region and the at least one floating region in response to receiving the activation signal.Type: GrantFiled: September 22, 2006Date of Patent: July 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Philippe Lance, Evgueniy Stefanov, Yann Weber
-
Publication number: 20140167103Abstract: Disclosed herein is a semiconductor device including a semiconductor substrate, a collector layer formed under the semiconductor substrate, a base layer formed on the semiconductor substrate, an emitter layer formed on the base layer, one or more trench barriers vertically penetrating the base layer and the emitter layer, a first gate insulating layer formed on the trench barriers and the emitter layer such that an upper portion of the emitter layer is partially exposed, a gate formed on the first gate insulating layer, a second gate insulating layer formed to cover the gate, and an emitter metal layer formed on an upper portion of the emitter layer exposed by the first gate insulating layer.Type: ApplicationFiled: October 9, 2013Publication date: June 19, 2014Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Jaehoon Park, Inhyuk Song, Dongsoo Seo, Kwangsoo Kim, Keeju Um
-
Patent number: 8754470Abstract: A tunneling field-effect transistor (TFET) device is disclosed. A frustoconical protrusion structure is disposed over the substrate and protrudes out of the plane of substrate. Isolation features are formed on the substrate. A drain region is disposed over the substrate adjacent to the frustoconical protrusion structure and extends to a bottom portion of the frustoconical protrusion structure as a raised drain region. A source region is formed as a top portion of the frustoconical protrusion structure. A series connection and a parallel connection are made among TFET devices units.Type: GrantFiled: January 18, 2013Date of Patent: June 17, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Harry-Hak-Lay Chuang, Cheng-Cheng Kuo, Ming Zhu
-
Patent number: 8754444Abstract: A semiconductor device includes a first device and a second device, which are implemented laterally next to each other in a substrate. A recombination zone is implemented in the substrate between the first device and the second device, so that diffusing charge carriers recombine between the first device and the second device.Type: GrantFiled: November 3, 2010Date of Patent: June 17, 2014Assignee: Infineon Technologies AGInventors: Rudolf Buchberger, Hans-Joachim Schulze
-
Publication number: 20140159106Abstract: There is provided a power semiconductor device, including: a first conductive type drift layer, a second conductive type termination layer formed on an upper portion of an edge of the drift layer, and a high concentration first conductive type channel stop layer formed on a side surface of the edge of the drift layer.Type: ApplicationFiled: April 30, 2013Publication date: June 12, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Kee Ju UM, Dong Soo Seo, Chang Su Jang, In Hyuk Song, Jaehoon Park
-
Patent number: 8748237Abstract: A resistor structure incorporated into a resistive switching memory cell or device to form memory devices with improved device performance and lifetime is provided. The resistor structure may be a two-terminal structure designed to reduce the maximum current flowing through a memory device. A method is also provided for making such memory device. The method includes depositing a resistor structure and depositing a variable resistance layer of a resistive switching memory cell of the memory device, where the resistor structure is disposed in series with the variable resistance layer to limit the switching current of the memory device. The incorporation of the resistor structure is very useful in obtaining desirable levels of device switching currents that meet the switching specification of various types of memory devices. The memory devices may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices.Type: GrantFiled: October 28, 2013Date of Patent: June 10, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Dipankar Pramanik, Tony P. Chiang, Mankoo Lee
-
Patent number: 8742452Abstract: Disclosed herein are a semiconductor device, and a method for manufacturing the semiconductor device. The semiconductor device includes a semiconductor substrate, a base region formed on an upper region of an inside of the semiconductor substrate, at least one gate electrode that penetrates through the base region and has an inverted triangular shape, a gate insulating film formed to enclose an upper portion of the semiconductor substrate and the gate electrode, an inter-layer insulating film formed on an upper portion of the gate electrode and the gate insulating film, an emitter region formed inside the base region and on both sides of the gate electrode, an emitter metal layer formed on an upper portion of the base region and inter-layer insulating film, and a buffer region formed to enclose a lower portion of the gate electrode and to be spaced apart from the base region.Type: GrantFiled: February 6, 2013Date of Patent: June 3, 2014Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Kwang Soo Kim, Bum Seok Suh, In Hyuk Song, Jae Hoon Park, Dong Soo Seo
-
Publication number: 20140145239Abstract: A manufacturing method for a semiconductor device including a drift layer; a body layer contacting a front surface of the drift layer; an emitter layer provided on a portion of a front surface of the body layer and exposed on the front surface of the substrate; a buffer layer contacting a back surface of the drift layer; a collector layer contacting a back surface of the buffer layer and exposed on a back surface of the substrate; and a gate electrode facing, via an insulator, the body layer in an area where the body layer separates the emitter layer from the drift layer, includes preparing a wafer that includes a first layer, and a second layer layered on a back surface of the first layer and having a higher polycrystalline silicon concentration than the first layer, and forming the buffer layer by implanting and diffusing ions in the second layer.Type: ApplicationFiled: November 21, 2013Publication date: May 29, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Shuhei OKI, Tsuyoshi NISHIWAKI
-
Patent number: 8728877Abstract: On a single-crystal substrate, a drift layer is formed. The drift layer has a first surface facing the single-crystal substrate, and a second surface opposite to the first surface, is made of silicon carbide, and has first conductivity type. On the second surface of the drift layer, a collector layer made of silicon carbide and having second conductivity type is formed. By removing the single-crystal substrate, the first surface of the drift layer is exposed. A body region and an emitter region are formed. The body region is disposed in the first surface of the drift layer, and has the second conductivity type different from the first conductivity type. The emitter region is disposed on the body region, is separated from the drift layer by the body region, and has first conductivity type.Type: GrantFiled: November 28, 2012Date of Patent: May 20, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Takeyoshi Masuda
-
Publication number: 20140134807Abstract: An IGBT transistor includes a drift region, at least one body region housed in the drift region and having a first type of conductivity, and a conduction region, which crosses the body region in a direction perpendicular to a surface of the drift region and has the first type of conductivity and a lower resistance than the body region. The conduction region includes a plurality of implant regions, arranged at respective depths from the surface of the drift region.Type: ApplicationFiled: January 23, 2014Publication date: May 15, 2014Applicant: STMicroelectronics S.r.l.Inventors: Davide Giuseppe Patti, Giuditta Settanni
-
Publication number: 20140131766Abstract: A power semiconductor device is manufactured by forming a power transistor having a plurality of transistor cells on a semiconductor die, and purposely introducing inhomogeneity into the power transistor so that the number of current filaments in the transistor cells with reduced local current density increases and fewer transient avalanche oscillations occur in the power transistor during operation.Type: ApplicationFiled: November 15, 2012Publication date: May 15, 2014Applicant: INFINEON TECHNOLOGIES AGInventor: Tao Hong
-
Publication number: 20140124830Abstract: An IGBT has layers between emitter and collector sides, including a drift layer, a base layer electrically contacting an emitter electrode and completely separated from the drift layer, first and second source regions arranged on the base layer towards the emitter side and electrically contacting the emitter electrode, and first and second trench gate electrodes. The first trench gate electrodes are separated from the base layer, the first source region and the drift layer by a first insulating layer. A channel is formable between the emitter electrode, the first source region, the base layer and the drift layer. A second insulating layer is arranged on top of the first trench gate electrodes. An enhancement layer separates the base layer from the drift layer. The second trench gate electrode is separated from the base layer, the enhancement layer and the drift layer by a third insulating layer.Type: ApplicationFiled: January 14, 2014Publication date: May 8, 2014Applicant: ABB Technology AGInventors: Munaf RAHIMO, Maxi ANDENNA, Chiara CORVASCE, Arnost KOPTA
-
Publication number: 20140124829Abstract: An IGBT has layers between emitter and collector sides. The layers include a collector layer on the collector side, a drift layer, a base layer of a second conductivity type, a first source region arranged on the base layer towards the emitter side, a trench gate electrode arranged lateral to the base layer and extending deeper into the drift layer than the base layer, a well arranged lateral to the base layer and extending deeper into the drift layer than the base layer, an enhancement layer surrounding the base layer so as to completely separate the base layer from the drift layer and the well, an electrically conducting layer covering the well and separated from the well by a second electrically insulating layer, and a third insulating layer having a recess on top of the electrically conducting layer such that the electrically conducting layer electrically contacts a emitter electrode.Type: ApplicationFiled: January 7, 2014Publication date: May 8, 2014Applicant: ABB TECHNOLOGY AGInventors: Maxi ANDENNA, Munaf RAHIMO, Chiara CORVASCE, Arnost KOPTA
-
Publication number: 20140124831Abstract: An IGBT has layers between emitter and collector sides. The layers include a drift layer, a base layer electrically contacting an emitter electrode and separated from the drift layer, a first source region arranged on the base layer towards the emitter side and electrically contacting the emitter electrode, and a first trench gate electrode arranged lateral to the base layer and separated from the base layer, the first source region and the drift layer by a first insulating layer. A channel exits between the emitter electrode, the first source region, the base layer and the drift layer. A second insulating layer is arranged on top of the first trench gate electrode. An enhancement layer separates the base layer from the drift layer in a plane parallel to the emitter side. A grounded gate electrode includes a second, grounded trench gate electrode and an electrically conducting layer.Type: ApplicationFiled: January 14, 2014Publication date: May 8, 2014Applicant: ABB Technology AGInventors: Munaf RAHIMO, Maxi Andenna, Chiara Corvasce, Arnost Kopta
-
Publication number: 20140118055Abstract: An IGBT die structure includes an auxiliary P well region. A terminal, that is not connected to any other IGBT terminal, is coupled to the auxiliary P well region. To accelerate IGBT turn on, a current is injected into the terminal during the turn on time. The injected current causes charge carriers to be injected into the N drift layer of the IGBT, thereby reducing turn on time. To accelerate IGBT turn off, charge carriers are removed from the N drift layer by drawing current out of the terminal. To reduce VCE(SAT), current can also be injected into the terminal during IGBT on time. An IGBT assembly involves the IGBT die structure and an associated current injection/extraction circuit. As appropriate, the circuit injects or extracts current from the terminal depending on whether the IGBT is in a turn on time or is in a turn off time.Type: ApplicationFiled: October 26, 2012Publication date: May 1, 2014Applicant: IXYS CorporationInventor: Kyoung Wook Seok
-
Publication number: 20140117407Abstract: Disclosed herein is a power semiconductor device including: a base substrate having one surface and the other surface and formed of a first conductive type drift layer; a first conductive type diffusion layer formed on one surface of the base substrate and having a concentration higher than that of the first conductive type drift layer; and a trench formed so as to penetrate through the second conductive type well layer and the first conductive type diffusion layer from one surface of the base substrate including the second conductive type well layer in a thickness direction.Type: ApplicationFiled: January 7, 2014Publication date: May 1, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: In Hyuk Song, Jae Hoon Park, Dong Soo Seo
-
Publication number: 20140111270Abstract: An A-NPC circuit is configured so that the intermediate potential of two connected IGBTs is clamped by a bidirectional switch including two RB-IGBTs. Control is applied to the turn-on di/dt of the IGBTs during the reverse recovery of the RB-IGBTs. The carrier life time of an n? drift region in each RB-IGBT constituting the bidirectional switch is comparatively longer than that in a typical NPT structure device. A low life time region is also provided in the interface between the n? drift region and a p collector region, and extends between the n? drift region and the p collector region. Thus, it is possible to provide a low-loss semiconductor device, a method for manufacturing the semiconductor device and a method for controlling the semiconductor device, in which the reverse recovery loss is reduced while the reverse recovery current peak and the jump voltage peak during reverse recovery are suppressed.Type: ApplicationFiled: April 15, 2013Publication date: April 24, 2014Inventor: FUJI ELECTRIC CO., LTD.
-
Patent number: 8692288Abstract: Semiconductor structures and methods of manufacture semiconductors are provided which relate to heterojunction bipolar transistors. The structure includes two devices connected by metal wires on a same wiring level. The metal wire of a first of the two devices is formed by selectively forming a metal cap layer on copper wiring structures.Type: GrantFiled: June 21, 2012Date of Patent: April 8, 2014Assignee: International Business Machines CorporationInventors: James S. Dunn, Alvin J. Joseph, Anthony K. Stamper
-
Patent number: 8691635Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type; a second semiconductor region of a second conductivity type, disposed on a surface of the first semiconductor region, and having an impurity concentration higher than that of the first semiconductor region; a trench that penetrates the second semiconductor region to reach the first semiconductor region; a first electrode disposed inside the trench via an insulating film; a first recess portion disposed deeper than an upper end of the first electrode, in a surface layer of the second semiconductor region, so as to be in contact with the trench; and a second electrode embedded in the first recess portion.Type: GrantFiled: July 25, 2012Date of Patent: April 8, 2014Assignees: Fuji Electric Co., Ltd., Denso CorporationInventors: Seiji Momota, Takeshi Fujii, Satoshi Kamijima, Makoto Asai
-
Patent number: 8685801Abstract: Mirror-polished CZ wafer and FZ wafer are prepared. A first impurity region which will be a first isolation region is formed in a surface layer of a first main surface of the CZ wafer. The first main surface of the CZ wafer and a first main surface of the FZ wafer are bonded to each other by an inter-molecular bond. A second impurity region which will be a second isolation region is formed in a surface layer of a second main surface of the FZ wafer. A heat treatment is performed to diffuse the first impurity region and the second impurity region such that the first impurity region and the second impurity region are continuous, thereby forming a through silicon isolation region.Type: GrantFiled: January 9, 2013Date of Patent: April 1, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Hong-fei Lu
-
Publication number: 20140084335Abstract: A method for fabricating a semiconductor device in which a lifetime control region can be formed within a predetermined range with high positioning accuracy is provided. In a semiconductor device, an IGBT element region and a diode element region may be formed in one semiconductor substrate. The IGBT element region may include a second conductivity type drift layer and a first conductivity type body layer. The diode element region may include a second conductivity type drift layer and a first conductivity type anode layer. A concentration of heavy metal included in the drift layer of the diode element region may be set higher than a concentration of the heavy metal included in the drift layer of the IGBT element region.Type: ApplicationFiled: June 9, 2011Publication date: March 27, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Masaru Senoo, Tomoo Yamabuki
-
Publication number: 20140077253Abstract: A semiconductor device includes a drift layer formed in a semiconductor substrate, and a body layer formed at an upper surface of the semiconductor substrate and located on an upper surface side of the drift layer. The drift layer includes a lifetime control region having a crystal defect density that is equal to or higher than h/2, where h is a maximum value of a crystal defect density of the drift layer that varies in a depth direction of the semiconductor substrate. The lifetime control region is formed by irradiating charged particles to a first conductivity type pre-drift layer including a first resistance layer and a second resistance layer, a resistivity of the second resistance layer being lower than a resistivity of the first resistance layer. At least of a part of the lifetime control region is formed in a range of the second resistance layer.Type: ApplicationFiled: June 8, 2011Publication date: March 20, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Akitaka Soeno
-
Publication number: 20140070270Abstract: IGBT and diode are formed with optimal electrical characteristics on the same semiconductor substrate. IGBT region and FWD region are provided on the same semiconductor substrate. There are a plurality of trenches at predetermined intervals in the front surface of an n? type semiconductor substrate, and P-type channel regions at predetermined intervals in the longitudinal direction of the trench between neighboring trenches, thereby configuring a MOS gate. The p-type channel region and n? type drift region are alternately disposed in longitudinal direction of the trench in the IGBT region. The p-type channel region and a p? type spacer region are alternately disposed in the longitudinal direction of the trench in the FWD region. Pitch in longitudinal direction of the trench of p-type channel region in the IGBT region is shorter than pitch in longitudinal direction of the trench of p-type channel region in the FWD region.Type: ApplicationFiled: September 12, 2013Publication date: March 13, 2014Applicant: FUJI ELECTRIC CO., LTD.Inventors: Souichi YOSHIDA, Toshihito KAMEI, Seiji NOGUCHI
-
Publication number: 20140070267Abstract: Provided is a power semiconductor device and a fabrication method thereof are provided. The power semiconductor device includes: a first epitaxial layer; a collector layer formed on one side of the first epitaxial layer; and a second epitaxial layer formed on another side of the first epitaxial layer, the first epitaxial layer having a higher doping concentration than the second epitaxial layer.Type: ApplicationFiled: June 12, 2013Publication date: March 13, 2014Inventors: Ho Hyun KIM, Seung Bae HUR, Seung Wook SONG, Jeong Hwan PARK, Ha Yong YANG, In Su KIM
-
Publication number: 20140061717Abstract: Disclosed herein is a power semiconductor device including: a base substrate having one surface and the other surface and formed of a first conductive type drift layer; a first conductive type diffusion layer formed on one surface of the base substrate and having a concentration higher than that of the first conductive type drift layer; and a trench formed so as to penetrate through the second conductive type well layer and the first conductive type diffusion layer from one surface of the base substrate including the second conductive type well layer in a thickness direction.Type: ApplicationFiled: November 29, 2012Publication date: March 6, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: In Hyuk Song, Jae Hoon Park, Dong Soo Seo
-
Publication number: 20140048845Abstract: Disclosed herein are a semiconductor device and a method for manufacturing the same, the semiconductor device including: trench gate electrodes formed in a semiconductor substrate; a gate insulating film covering an upper surface of the semiconductor substrate and lateral surfaces and lower surfaces of the trench gate electrodes; a base region formed between the trench gate electrodes; an emitter region formed between the trench gate electrodes and on the base region; interlayer insulating films formed on the trench gate electrodes and spaced apart from each other; an emitter metal layer formed on the interlayer insulating films and between the interlayer insulating films.Type: ApplicationFiled: December 6, 2012Publication date: February 20, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Dong Soo Seo, In Hyuk Song, Jae Hoon Park
-
Patent number: 8643085Abstract: A high-voltage-resistant semiconductor component (1) has vertically conductive semiconductor areas (17) and a trench structure (5). These vertically conductive semiconductor areas are formed from semiconductor body areas (10) of a first conductivity type and are surrounded by a trench structure (5) on the upper face (6) of the semiconductor component. For this purpose the trench structure has a base (7) and a wall area (8) and is filled with a material (9) with a relatively high dielectric constant (?r). The base area (7) of the trench structure (5) is provided with a heavily doped semiconductor material (11) of the same conductivity type as the lightly doped semiconductor body areas (17), and/or having a metallically conductive material (12).Type: GrantFiled: September 23, 2005Date of Patent: February 4, 2014Assignee: Infineon Technologies AGInventor: Frank Pfirsch
-
Patent number: 8642401Abstract: In an insulated-gate type semiconductor device in which a gate-purpose conductive layer is embedded into a trench which is formed in a semiconductor substrate, and a source-purpose conductive layer is provided on a major surface of the semiconductor substrate, a portion of a gate pillar which is constituted by both the gate-purpose conductive layer and a cap insulating film for capping an upper surface of the gate-purpose conductive layer is projected from the major surface of the semiconductor substrate; a side wall spacer is provided on a side wall of the projected portion of the gate pillar; and the source-purpose conductive layer is connected to a contact region of the major surface of the semiconductor substrate, which is defined by the side wall spacer.Type: GrantFiled: January 23, 2013Date of Patent: February 4, 2014Assignees: Renesas Electronics Corporation, Renesas Eastern Japan Semiconductor, Inc.Inventors: Hiroshi Inagawa, Nobuo Machida, Kentaro Oishi
-
Publication number: 20140027813Abstract: In one embodiment, a semiconductor device includes an isolated trench-electrode structure. The semiconductor device is formed using a modified photolithographic process to produce alternating regions of thick and thin dielectric layers that separate the trench electrode from regions of the semiconductor device. The thin dielectric layers can be configured to control the formation channel regions, and the thick dielectric layers can be configured to reduce switching losses.Type: ApplicationFiled: July 24, 2012Publication date: January 30, 2014Inventors: Marian Kuruc, Iuraj Vavro
-
Publication number: 20140015003Abstract: Disclosed herein are a semiconductor device, and a method for manufacturing the semiconductor device. The semiconductor device includes a semiconductor substrate, a base region formed on an upper region of an inside of the semiconductor substrate, at least one gate electrode that penetrates through the base region and has an inverted triangular shape, a gate insulating film formed to enclose an upper portion of the semiconductor substrate and the gate electrode, an inter-layer insulating film formed on an upper portion of the gate electrode and the gate insulating film, an emitter region formed inside the base region and on both sides of the gate electrode, an emitter metal layer formed on an upper portion of the base region and inter-layer insulating film, and a buffer region formed to enclose a lower portion of the gate electrode and to be spaced apart from the base region.Type: ApplicationFiled: February 6, 2013Publication date: January 16, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Kwang Soo Koo, Bum Seok Suh, In Hyuk Song, Jae Hoon Park, Dong Soo Seo
-
Patent number: 8617936Abstract: A method for manufacturing a reverse-conducting semiconductor device (RC-IGBT) with a seventh layer formed as a gate electrode and a first electrical contact on a emitter side and a second electrical contact on a collector side, which is opposite the emitter side, a wafer of a first conductivity type with a first side and a second side opposite the first side is provided. For the manufacturing of the RC-IGBT on the collector side, a first layer of the first conductivity type or of a second conductivity type is created on the second side. A mask with an opening is created on the first layer and those parts of the first layer, on which the opening of the mask is arranged, are removed. The remaining parts of the first layer form a third layer. Afterwards, for the manufacturing of a second layer of a different conductivity type than the third layer, ions are implanted into the wafer on the second side into those parts of the wafer, on which the at least one opening is arranged.Type: GrantFiled: June 21, 2010Date of Patent: December 31, 2013Assignee: ABB Technology AGInventors: Munaf Rahimo, Babak H-Alikhani
-
Publication number: 20130328105Abstract: In an equal width active cell IE type IGBT, a wide active cell IE type IGBT, and the like, an active cell region is equal in trench width to an inactive cell region, or the trench width of the inactive cell region is narrower. Accordingly, it is relatively easy to ensure the breakdown voltage. However, with such a structure, an attempt to enhance the IE effect entails problems such as further complication of the structure. The present invention provides a narrow active cell IE type IGBT having an active cell two-dimensional thinned-out structure, and not having a substrate trench for contact.Type: ApplicationFiled: May 28, 2013Publication date: December 12, 2013Inventor: Hitoshi MATSUURA
-
Patent number: 8604584Abstract: Some embodiments of the present invention relate to a semiconductor device and a method of manufacturing a semiconductor device capable of preventing the deterioration of electrical characteristics. A p-type collector region is provided on a surface layer of a backside surface of an n-type drift region. A p+-type isolation layer for obtaining reverse blocking capability is provided at the end of an element. In addition, a concave portion is provided so as to extend from the backside surface of the n-type drift region to the p+-type isolation layer. A p-type region is provided and is electrically connected to the p+-type isolation layer. The p+-type isolation layer is provided so as to include a cleavage plane having the boundary between the bottom and the side wall of the concave portion as one side.Type: GrantFiled: March 1, 2011Date of Patent: December 10, 2013Assignee: Fuji Electric Co., Ltd.Inventors: Hiroki Wakimoto, Kenichi Iguchi, Koh Yoshikawa, Tsunehiro Nakajima, Shunsuke Tanaka, Masaaki Ogino
-
Patent number: 8598623Abstract: A termination structure for a semiconductor device includes an array of termination cells formed using a thin epitaxial layer (nanotube) formed on sidewalls of dielectric-filled trenches. In other embodiments, semiconductor devices are formed using a thin epitaxial layer (nanotube) formed on sidewalls of dielectric-filled trenches.Type: GrantFiled: September 21, 2012Date of Patent: December 3, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Hamza Yilmaz, Xiaobin Wang, Anup Bhalla, John Chen, Hong Chang
-
Patent number: 8575690Abstract: A super-junction trench MOSFET is disclosed for high voltage device by applying a first doped column region of first conductivity type between a pair of second doped column regions of second conductivity type adjacent to sidewalls of a pair of deep trenches with buried voids in each unit cell for super-junction. Meanwhile, at least one trenched gate and multiple trenched source-body contacts are formed in each unit cell between the pair of deep trenches.Type: GrantFiled: January 28, 2013Date of Patent: November 5, 2013Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20130277710Abstract: A semiconductor component having differently structured cell regions, and a method for producing it. For this purpose, the semiconductor component includes a semiconductor body. A first electrode on the top side of the semiconductor body is electrically connected to a first zone near the surface of the semiconductor body. A second electrode is electrically connected to a second zone of the semiconductor body. Furthermore, the semiconductor body has a drift path region, which is arranged in the semiconductor body between the first electrode and the second electrode. A cell region of the semiconductor component is subdivided into a main cell region and an auxiliary cell region, wherein the breakdown voltage of the auxiliary cells is greater than the breakdown voltage of the main cells.Type: ApplicationFiled: June 13, 2013Publication date: October 24, 2013Inventor: Franz Hirler
-
Patent number: 8564060Abstract: There is no effective method for fabricating a semiconductor power device containing UMOSFET possessing large channel mobility and whose threshold voltage can be lowered with no loss in blocking voltage. A semiconductor device with large blocking voltage is provided utilizing silicon carbide trench MOSFET possessing both narrow regions where the p body concentration is low, and wide regions where the p body concentration is high.Type: GrantFiled: July 12, 2010Date of Patent: October 22, 2013Assignee: Hitachi, Ltd.Inventors: Haruka Shimizu, Natsuki Yokoyama
-
Patent number: 8563366Abstract: A resistor structure incorporated into a resistive switching memory cell or device to form memory devices with improved device performance and lifetime is provided. The resistor structure may be a two-terminal structure designed to reduce the maximum current flowing through a memory device. A method is also provided for making such memory device. The method includes depositing a resistor structure and depositing a variable resistance layer of a resistive switching memory cell of the memory device, where the resistor structure is disposed in series with the variable resistance layer to limit the switching current of the memory device. The incorporation of the resistor structure is very useful in obtaining desirable levels of device switching currents that meet the switching specification of various types of memory devices. The memory devices may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices.Type: GrantFiled: February 28, 2012Date of Patent: October 22, 2013Assignees: Intermolecular Inc., Kabushiki Kaisha Toshiba, Sandisk 3D LLCInventors: Dipankar Pramanik, Tony P. Chiang, Mankoo Lee
-
Patent number: 8563373Abstract: A method of manufacturing a semiconductor device which can prevent leakage current caused by gate electrodes intersecting element isolation layers in a major axis of an active region, and which further has vertical channels to provide a sufficient overlap margin, and a semiconductor device manufactured using the above method. The device includes gate electrodes formed on element isolation layers that are disposed between active regions and have top surfaces that are higher than the top surfaces of the active regions. Since the gate electrodes are formed on the element isolation layers, leakage current in a semiconductor substrate is prevented. In addition, the gate electrodes are formed using a striped shape mask pattern, thereby obtaining a sufficient overlap margin compared to a contact shape or bar shape pattern.Type: GrantFiled: August 26, 2009Date of Patent: October 22, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Sung Kim, Tae-Young Chung, Soo-Ho Shin
-
Patent number: 8552472Abstract: An integrated circuit device includes a plurality of pillars protruding from a substrate in a first direction. Each of the pillars includes source/drain regions in opposite ends thereof and a channel region extending between the source/drain regions. A plurality of conductive bit lines extends on the substrate adjacent the pillars in a second direction substantially perpendicular to the first direction. A plurality of conductive shield lines extends on the substrate in the second direction such that each of the shield lines extends between adjacent ones of the bit lines. Related fabrication methods are also discussed.Type: GrantFiled: June 8, 2011Date of Patent: October 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hui-jung Kim, Yong-chul Oh, Yoo-sang Hwang, Hyun-woo Chung
-
Publication number: 20130256680Abstract: The present invention discloses a vertical semiconductor device and a manufacturing method thereof. The vertical semiconductor device includes: a substrate having a first surface and a second surface, the substrate including a conductive array formed by multiple conductive plugs through the substrate; a semiconductor layer formed on the first surface, the semiconductor layer having a third surface and a fourth surface, wherein the fourth surface faces the first surface; a first electrode formed on the third surface; and a second electrode formed on the second surface for electrically connecting to the conductive array.Type: ApplicationFiled: March 30, 2012Publication date: October 3, 2013Inventors: Chien-Wei Chiu, Tsung-Yi Huang
-
Patent number: 8546875Abstract: Described herein are embodiments of a vertical power transistor having drain and gate terminals located on the same side of a semiconductor body and capable of withstanding high voltages in the off-state, in particular voltages of more than 100V.Type: GrantFiled: March 14, 2012Date of Patent: October 1, 2013Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Andreas Meiser