Complementary Field Effect Transistors Patents (Class 438/154)
-
Patent number: 7605027Abstract: A method of fabricating a bipolar transistor in a first trench (11) is disclosed wherein only one photolithographic mask is applied which forms a first trench (11) and a second trench (12). A collector region (21) is formed self-aligned in the first trench (11) and the second trench (12). A base region (31) is formed self-aligned on a portion of the collector region (21), which is in the first trench (11). An emitter region (41) is formed self-aligned on a portion of the base region (31). A contact to the collector region (21) is formed in the second trench (12) and a contact to the base region (31) is formed in the first trench (11). The fabrication of the bipolar transistor may be integrated in a standard CMOS process.Type: GrantFiled: April 24, 2006Date of Patent: October 20, 2009Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Erwin Hijzen, Johannes J. T. M. Donkers, Francois Neuilly
-
Publication number: 20090250757Abstract: There is provided a semiconductor device having excellent device characteristics and reliability in which Vth values of an nMOS transistor and a pMOS transistor are controlled to be values necessary for a low-power device. The semiconductor device includes a pMOS transistor and an nMOS transistor formed by using an SOI substrate. The pMOS transistor is a fully depleted MOS transistor including a first gate electrode comprising at least one type of crystalline phase selected from the group consisting of a WSi2 crystalline phase, an MoSi2 crystalline phase, an NiSi crystalline phase, and an NiSi2 crystalline phase as silicide region (1). The nMOS transistor is a fully depleted MOS transistor comprising at least one type of crystalline phase selected from the group consisting of a PtSi crystalline phase, a Pt2Si crystalline phase, an IrSi crystalline phase, an Ni2Si crystalline phase, and an Ni3Si crystalline phase as silicide region (2).Type: ApplicationFiled: July 23, 2007Publication date: October 8, 2009Applicant: NEC CorporationInventor: Kensuke Takahashi
-
Patent number: 7598545Abstract: The present invention is directed to CMOS structures that include at least one nMOS device located on one region of a semiconductor substrate; and at least one pMOS device located on another region of the semiconductor substrate. In accordance with the present invention, the at least one nMOS device includes a gate stack comprising a gate dielectric, a low workfunction elemental metal having a workfunction of less than 4.2 eV, an in-situ metallic capping layer, and a polysilicon encapsulation layer and the at least one pMOS includes a gate stack comprising a gate dielectric, a high workfunction elemental metal having a workfunction of greater than 4.9 eV, a metallic capping layer, and a polysilicon encapsulation layer. The present invention also provides methods of fabricating such a CMOS structure.Type: GrantFiled: April 21, 2005Date of Patent: October 6, 2009Assignee: International Business Machines CorporationInventors: Eduard A. Cartier, Matthew W. Copel, Bruce B. Doris, Rajarao Jammy, Young-Hee Kim, Barry P. Linder, Vijay Narayanan, Vamsi K. Paruchuri, Keith Kwong Hon Wong
-
Patent number: 7598540Abstract: The present invention relates to complementary metal-oxide-semiconductor (CMOS) devices having gapped dual stressors with dielectric gap fillers. Specifically, each CMOS device of the present invention includes at least one n-channel field effect transistor (n-FET) and at least one p-channel field effect transistor (p-FET). A tensilely stressed dielectric layer overlays the n-FET, and a compressively stressed dielectric layer overlays the p-FET. A gap is located between the tensilely and compressively stressed dielectric layers and is filled with a dielectric filler material. In one specific embodiment of the present invention, both the tensilely and compressively stressed dielectric layers are covered by a layer of the dielectric filler material, which is essentially free of stress. In an alternatively embodiment of the present invention, the dielectric filler material is only present in the gap between the tensilely and compressively stressed dielectric layers.Type: GrantFiled: June 13, 2006Date of Patent: October 6, 2009Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Thomas W. Dyer, David R. Medeiros, Anna W. Topol
-
Publication number: 20090242989Abstract: In one embodiment, the invention is a complementary metal-oxide-semiconductor device with an embedded stressor. One embodiment of a field effect transistor includes a silicon on insulator channel, a gate electrode coupled to the silicon on insulator channel, and a stressor embedded in the silicon on insulator channel and spaced laterally from the gate electrode, where the stressor is formed of a silicon germanide alloy whose germanium content gradually increases in one direction.Type: ApplicationFiled: March 25, 2008Publication date: October 1, 2009Inventors: KEVIN K. CHAN, Jack O. Chu, Jin-Ping Han, Thomas S. Kanarsky, Hung Y. Ng, Qiqing Quyang, Gen Pei, Chun-Yung Sung, Henry K. Utomo, Thomas A. Wallner
-
Patent number: 7588973Abstract: In a semiconductor device having a semiconductor element having a plurality of SOI-Si layers, the height of element isolation regions from the surface of the semiconductor substrate are substantially equal to each other. Alternatively, the element isolation regions are formed at the equal height on the semiconductor substrate and then a plurality of SOI-Si layers appropriately different in thickness are formed. In this manner, it is possible to obtain element isolation regions having substantially the same height from the semiconductor substrate and desired element regions having SOI-Si layers different in height. The thickness of a single crystalline silicon film (SOI-Si layer) may be appropriately changed by another method which includes depositing an amorphous silicon film and applying a heat processing to form an epi layer, and removing an unnecessary portion.Type: GrantFiled: June 7, 2005Date of Patent: September 15, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Yukihiro Ushiku
-
Publication number: 20090224321Abstract: Provided are a semiconductor device capable of improving the drive capacity of a MOS transistor even if the SOI layer is thinned; and a manufacturing method of the device. In a NMOS transistor formed in a NMOS formation region, a source/drain region is formed to penetrate through a buried oxide film and reach a threshold voltage controlling diffusion layer of a semiconductor substrate. In a PMOS transistor formed in a PMOS formation region, a source/drain region is formed to penetrate through a buried oxide film and reach a threshold voltage control diffusion layer of the semiconductor substrate.Type: ApplicationFiled: February 27, 2009Publication date: September 10, 2009Inventor: Ryuta TSUCHIYA
-
Patent number: 7586160Abstract: A semiconductor integrated circuit is provided in which a CMOS transistor is formed on a first conductivity type semiconductor film provided on a first conductivity type supporting substrate through an embedded insulating film. Second conductivity type source and drain regions are formed in the semiconductor film. The source region has an ultra-shallow high-density second conductivity type source extension region at a boundary with a channel region, a low-density second conductivity type source extension region under the ultra-shallow high-density second conductivity type source extension region, and a high-density second conductivity type source extension region under the low-density second conductivity type source extension region.Type: GrantFiled: June 26, 2007Date of Patent: September 8, 2009Assignee: Seiko Instuments Inc.Inventors: Miwa Wake, Yoshifumi Yoshida
-
Patent number: 7585711Abstract: A selectively strained MOS device such as selectively strained PMOS device making up an NMOS and PMOS device pair without affecting a strain in the NMOS device the method including providing a semiconductor substrate comprising a lower semiconductor region, an insulator region overlying the lower semiconductor region and an upper semiconductor region overlying the insulator region; patterning the upper semiconductor region and insulator region to form a MOS active region; forming an MOS device comprising a gate structure and a channel region on the MOS active region; and, carrying out an oxidation process to oxidize a portion of the upper semiconductor region to produce a strain in the channel region.Type: GrantFiled: August 2, 2006Date of Patent: September 8, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hao-Yu Chen, Fu-Liang Yang
-
Patent number: 7582516Abstract: The present invention relates to a semiconductor substrate comprising at least first and second device regions. The first device region has a substantially planar surface oriented along one of a first set of equivalent crystal planes, and the second device region contains a protruding semiconductor structure having multiple intercepting surfaces oriented along a second, different set of equivalent crystal planes. A semiconductor device structure can be formed using such a semiconductor substrate. Specifically, a first field effect transistor (FET) can be formed at the first device region, which comprises a channel that extends along the substantially planar surface of the first device region. A second, complementary FET can be formed at the second device region, while the second, complementary FET comprises a channel that extends along the multiple intercepting surfaces of the protruding semiconductor structure at the second device region.Type: GrantFiled: June 6, 2006Date of Patent: September 1, 2009Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Sunfei Fang, Judson R. Holt
-
Patent number: 7579225Abstract: There is provided a method of forming a semiconductor device having stacked transistors. When forming a contact hole for connecting the stacked transistors to each other, ohmic layers on the bottom and the sidewall of the common contact hole are separately formed. As a result, the respective ohmic layers are optimally formed to meet requirements or conditions. Accordingly, the contact resistance of the common contact may be minimized so that it is possible to enhance the speed of the semiconductor device.Type: GrantFiled: September 4, 2008Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Su Kim, Gil-Heyun Choi, Jong-Ho Yun, Sug-Woo Jung, Eun-Ji Jung
-
Patent number: 7579223Abstract: A semiconductor apparatus in which a conducting path formed from organic semiconductor molecules as a material has a novel structure and exhibits high mobility, and a manufacturing method for fabricating the same are provided. Fine particles that include a conductor or a semiconductor and organic semiconductor molecules, are alternately bonded through a functional group at both terminals of the organic semiconductor molecules to form a conducting path in a network form such that the conducting path in the fine particles and the conducting path in the organic semiconductor molecules are two-dimensionally or three-dimensionally linked together.Type: GrantFiled: September 30, 2005Date of Patent: August 25, 2009Assignee: Sony CorporationInventors: Masaru Wada, Shinichiro Kondo, Ryouichi Yasuda
-
Patent number: 7575975Abstract: Forming a semiconductor structure includes providing a substrate having a strained semiconductor layer overlying an insulating layer, providing a first device region for forming a first plurality of devices having a first conductivity type, providing a second device region for forming a second plurality of devices having a second conductivity type, and thickening the strained semiconductor layer in the second device region so that the strained semiconductor layer in the second device region has less strain that the strained semiconductor layer in the first device region. Alternatively, forming a semiconductor structure includes providing a first region having a first conductivity type, forming an insulating layer overlying at least an active area of the first region, anisotropically etching the insulating layer, and after anisotropically etching the insulating layer, deposing a gate electrode material overlying at least a portion of the insulating layer.Type: GrantFiled: October 31, 2005Date of Patent: August 18, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Voon-Yew Thean, Jian Chen, Bich-Yen Nguyen, Mariam G. Sadaka, Da Zhang
-
Publication number: 20090195289Abstract: Process variation-tolerant diodes and diode-connected thin film transistors (TFTs), printed or patterned structures (e.g., circuitry) containing such diodes and TFTs, methods of making the same, and applications of the same for identification tags and sensors are disclosed. A patterned structure comprising a complementary pair of diodes or diode-connected TFTs in series can stabilize the threshold voltage (Vt) of a diode manufactured using printing or laser writing techniques. The present invention advantageously utilizes the separation between the Vt of an NMOS TFT (Vtn) and the Vt of a PMOS TFT (Vtp) to establish and/or improve stability of a forward voltage drop across a printed or laser-written diode. Further applications of the present invention relate to reference voltage generators, voltage clamp circuits, methods of controlling voltages on related or differential signal transmission lines, and RFID and EAS tags and sensors.Type: ApplicationFiled: April 15, 2009Publication date: August 6, 2009Inventors: Vivek SUBRAMANIAN, Patrick Smith
-
Patent number: 7566600Abstract: A CMOS device formed with a Silicon On Insulator (SOI) technology with reduced Drain Induced Barrier Lowering (DIBL) characteristics and a method for producing the same. The method involves a high energy, high dose implant of boron and phosphorus through the p- and n-wells, into the insulator layer, thereby creating a borophosphosilicate glass (BPSG) structure within the insulation layer underlying the p- and n-wells of the SOI wafer. Backend high temperature processing steps induce diffusion of the boron and phosphorus contained in the BPSG into the p- and n-wells, thereby forming a retrograde dopant profile in the wells. The retrograde dopant profile reduces DIBL and also provides recombination centers adjacent the insulator layer and the active layer to thereby reduce floating body effects for the CMOS device.Type: GrantFiled: September 28, 2006Date of Patent: July 28, 2009Assignee: Micron Technology, Inc.Inventor: Chandra V. Mouli
-
Patent number: 7560319Abstract: A method of fabricating a semiconductor device includes forming an insulation layer structure on a single-crystalline silicon substrate, forming a first insulation layer structure pattern comprising a first opening by etching a portion of the insulation layer structure, filling the first opening with a non-single-crystalline silicon layer, and forming a single-crystalline silicon pattern by irradiating a first laser beam onto the non-single-crystalline silicon layer. The method also includes forming a second insulation layer structure pattern comprising a second opening by etching a portion of the first insulation layer structure, filling the second opening with a non-single-crystalline silicon-germanium layer, and forming a single-crystalline silicon-germanium pattern by irradiating a second laser beam onto the non-single-crystalline silicon-germanium layer.Type: GrantFiled: March 30, 2007Date of Patent: July 14, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Kwan Kang, Yu-Gyun Shin, Jong-Wook Lee, Yong-Hoon Son
-
Patent number: 7560753Abstract: A field effect transistor and a method of fabricating the field effect transistor. The field effect transistor includes: a silicon body, a perimeter of the silicon body abutting a dielectric isolation; a source and a drain formed in the body and on opposite sides of a channel formed in the body; and a gate dielectric layer between the body and an electrically conductive gate electrode, a bottom surface of the gate dielectric layer in direct physical contact with a top surface of the body and a bottom surface the gate electrode in direct physical contact with a top surface of the gate dielectric layer, the gate electrode having a first region having a first thickness and a second region having a second thickness, the first region extending along the top surface of the gate dielectric layer over the channel region, the second thickness greater than the first thickness.Type: GrantFiled: February 26, 2008Date of Patent: July 14, 2009Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Andres Bryant, William F. Clark, Jr., Edward Joseph Nowak
-
Patent number: 7562327Abstract: In a cell comprising an N well and a P well, a distance SP04 from a center line of a contact N-type region to an N well end of the N well is set to be a distance which causes a transistor not to be affected by resist. A distance from a well boundary to the center line of the contact N-type region is equal to SP04. A design on the P well is similar to that on the N well. Thereby, modeling of the transistor in the cell can be performed, taking into consideration an influence from resist in one direction. Also, by fabricating a cell array which satisfies the above-described conditions, design accuracy can be improved.Type: GrantFiled: November 2, 2006Date of Patent: July 14, 2009Assignee: Panasonic CorporationInventors: Shinsaku Sekido, Kyoji Yamashita, Katsuhiro Ootani, Yasuyuki Sahara, Daisaku Ikoma
-
Publication number: 20090174464Abstract: Use of a forward biased diode to reduce leakage current of transistors implemented on silicon on insulator (SOI) is a particular challenge due to the difficulty of achieving effective contact with the region beneath the gate of the transistor. An improved implementation in SOI gate fingers that reach under the source through tunnels that are contacted with a region outside the transistor. A further embodiment uses drain extension implants to provide good channel connection.Type: ApplicationFiled: January 5, 2009Publication date: July 9, 2009Inventors: Ashok Kumar Kapoor, Robert Strain
-
Patent number: 7544549Abstract: Upon manufacture of a semiconductor device provided with a source region and a drain region formed by activating, through anneal, an n-type first dopant ion-implanted in a p-type device forming area provided in a semiconductor layer formed on an insulator, and a body region, (a) ion implantation of Ar in a boundary region between the source and drain regions to be formed, which corresponds to a region lying in a predeterminate area for forming the body region, and (b) high-temperature anneal for partly recovering crystal defects produced by the ion implantation of the Ar at a temperature higher than the anneal for activation of the first dopant are carried out prior to the ion-implantation of the first dopant.Type: GrantFiled: May 31, 2006Date of Patent: June 9, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Yasuhiro Domae
-
Patent number: 7544546Abstract: The invention is directed to a method of forming carbon nanomaterials or semiconductor nanomaterials. The method comprises providing a substrate and attaching a molecular precursor to the substrate. The molecular precursor includes a surface binding group for attachment to the substrate and a binding group for attachment of metal-containing species. The metal-containing species is selected from a metal cation, metal compound, or metal or metal-oxide nanoparticle to form a metallized molecular precursor. The metallized molecular precursor is then subjected to a heat treatment to provide a catalytic site from which the carbon nanomaterials or semiconductor nanomaterials form. The heating of the metallized molecular precursor is conducted under conditions suitable for chemical vapor deposition of the carbon nanomaterials or semiconductor nanomaterials.Type: GrantFiled: May 15, 2006Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Cherie R. Kagan, Laura L. Kosbar
-
Patent number: 7544548Abstract: A semiconductor process and apparatus provide a shallow trench isolation region (96) with a trench liner (95, 104) for use in a hybrid substrate device (21) by lining a first trench with a first trench liner (95), and then lining a second trench formed within the first trench by depositing a second trench liner (104) that is anisotropically etched to expose an underlying substrate (70) on which is epitaxially grown a silicon layer (110) to fill the second trench. By forming first gate electrodes (251) over a first SOI substrate (90) using deposited (100) silicon and forming second gate electrodes (261) over an epitaxially grown (110) silicon substrate (110), a high performance CMOS device is obtained which includes high-k metal PMOS gate electrodes (261) having improved hole mobility.Type: GrantFiled: May 31, 2006Date of Patent: June 9, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Mariam G. Sadaka, Ted R. White, Bich-Yen Nguyen
-
Publication number: 20090140338Abstract: A method and resulting structure for fabricating a FET transistor for an integrated circuit on a silicon oxide (SOI) substrate comprising the steps of forming recesses in a substrate on both sides of a gate on the substrate, implanting oxygen ions into the recesses, and annealing the substrate to convert the oxygen ions into a SOI layer below each recess.Type: ApplicationFiled: December 4, 2007Publication date: June 4, 2009Inventors: Robert J. Gauthier, JR., Rajendran Krishnasamy
-
Patent number: 7537982Abstract: An integrated circuit structure for isolating substrate noise and a method of forming the same are provided. In the preferred embodiment of the present invention, a semi-insulating region is formed using proton bombardment in a substrate between a first circuit region and a second circuit region. Two guard rings are formed along the semi-insulating region, each on a side. A backside semi-insulating region is formed through proton bombardment from the back surface of the substrate into the substrate. The backside semi-insulating region is preferably connected with the semi-insulating region. A grounded guard layer is preferably formed on the backside semi-insulating region.Type: GrantFiled: January 10, 2008Date of Patent: May 26, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wai-Yi Lien, Denny Duan-lee Tang
-
Patent number: 7534674Abstract: First and second transistors are formed adjacent to each other. Both transistors have gate sidewall spacers removed. A stressor layer is formed overlying the first and second transistors. Stress in the stressor layer that overlies the first transistor is modified. Stress in the stressor layer that overlies the second transistor is permanently transferred to a channel of the second transistor. The stressor layer is removed except adjacent the gate electrode sidewalls of the first transistor and the second transistor where the stressor layer is used as gate sidewall spacers. Electrical contact to electrodes of the first transistor and the second transistor is made while using the gate sidewall spacers for determining a physical boundary of current electrodes of the first and second transistors. Subsequently formed first and a second stressors are positioned close to transistor channels of the first and second transistors.Type: GrantFiled: April 19, 2007Date of Patent: May 19, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Sinan Goktepeli, Venkat R. Kolagunta
-
Patent number: 7531394Abstract: The present invention discloses a method for manufacturing a TFT LCD array substrate by utilizing the gray tone mask technology and the photoresist lifting-off technology with only two masks in two photolithography processes, and to a TFT LCD array substrate manufactured by the same. In the resultant array substrate, the gate line and the data line are perpendicular to and intersect with each other to define the pixel area, and one of the gate line and the data line is continuous and the other is discontinuous. The array substrate is covered with a passivation protection film. The disconnected gate line or the data line is connected together through the via holes formed in the passivation protection film and the connecting conductive film formed on the passivation protection film.Type: GrantFiled: June 25, 2007Date of Patent: May 12, 2009Assignee: BOE Optoelectronics Technology Co., Ltd.Inventors: Chunping Long, Jigang Zhao, Seung Moo Rim
-
Patent number: 7528021Abstract: A method of manufacturing a thin film transistor array panel is provided, which includes: forming a semiconductor layer of polysilicon on an insulating substrate; forming a gate insulating layer on the semiconductor layer; forming a gate electrode on the gate insulating layer; forming a source region and a drain region by doping conductive impurities in the semiconductor layer; forming an interlayer insulating layer covering the gate electrode; forming a source electrode and a drain electrode respectively connected to the source and the drain regions; forming a passivation layer covering the source and the drain electrodes; forming a pixel electrode connected to the drain electrode; and forming a first alignment key when forming one selected from the semiconductor layer, the gate electrode, the source and the drain electrodes, and the pixel electrode, wherein one selected from the semiconductor layer, the gate electrode, the source and the drain electrodes, and the pixel electrode is at least formed by photolType: GrantFiled: September 15, 2005Date of Patent: May 5, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Min Park, Jin-Goo Jung, Chun-Gi You, Jae-Byoung Chae, Tae-Ill Kim
-
Patent number: 7528410Abstract: A semiconductor device that can be manufactured with a reduced cost by decreasing the number of masks is disclosed, and a method for manufacturing the semiconductor device is disclosed.Type: GrantFiled: October 23, 2006Date of Patent: May 5, 2009Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Tatsuya Arao, Takeshi Noda, Takuya Matsuo, Hidehito Kitakado, Masanori Kyoho
-
Patent number: 7524710Abstract: A silicon-on-insulator metal oxide semiconductor device comprising ultrathin silicon-on-sapphire substrate; at least one P-channel MOS transistor formed in the ultrathin silicon layer; and N-type impurity implanted within the ultrathin silicon layer and the sapphire substrate such that peak N-type impurity concentration in the sapphire layer is greater than peak impurity concentration in the ultrathin silicon layer.Type: GrantFiled: June 6, 2008Date of Patent: April 28, 2009Assignee: Peregrine Semiconductor CorporationInventors: Anthony M. Miscione, George Imthurn, Eugene F. Lyons, Michael A. Stuber
-
Patent number: 7525159Abstract: A semiconductor device suitable for applications in an electrostatic discharge (ESD) protection circuit, including a semiconductor substrate, a first well formed in the substrate, a second well formed in the substrate, and a first doped region formed in the second well, wherein the first well, the second well, and the first doped region collectively form a parasitic bipolar junction transistor (BJT), and wherein the first well is the collector of the BJT, the second well is the base of the BJT, and the first doped region is the emitter of the BJT.Type: GrantFiled: June 26, 2007Date of Patent: April 28, 2009Inventors: Ming-Dou Ker, Che-Hao Chuang
-
Publication number: 20090104737Abstract: To provide a method for manufacturing a TFT substrate in which a channel length can be stably formed while the number of masks is reduced, and a method for manufacturing a TFT substrate which can individually control impurity concentrations for channels of an n-type TFT and a p-type TFT without increasing the number of masks. A method for manufacturing a TFT substrate includes processing a gate of the n-type TFT, a gate of the p-type TFT, and an upper capacitor electrode by using a half-tone mask instead of some of normal masks to reduce the number of masks, and changing impurity concentrations of semiconductor films located in regions which become a channel of the n-type TFT, a source and a drain of the n-type TFT, a channel of the p-type TFT, a source and a drain of the p-type TFT, and an lower capacitor electrode, by using a pattern of the half-tone mask and a normal mask.Type: ApplicationFiled: October 15, 2008Publication date: April 23, 2009Inventors: Takeshi Sato, Yoshiaki Toyota
-
Patent number: 7514302Abstract: OFF current of a TFT is reduced. There is provided a semiconductor device comprising: a substrate; a shielding film formed so as to be in contact with the substrate; a planarization insulating film formed on the substrate so as to cover the shielding film; and a semiconductor layer formed so as to be in contact with the planarization insulating film. The semiconductor device is characterized in that the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween, and that the planarization insulating film is polished by CMP before the semiconductor layer is formed.Type: GrantFiled: December 22, 2006Date of Patent: April 7, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama
-
Patent number: 7510917Abstract: In an active matrix display device integrated with peripheral drive circuits, an image sensor is provided on the same substrate as a pixel matrix and peripheral drive circuits. The image sensor is formed on the substrate having pixel electrodes, pixel TFTs connected to the pixel electrodes and CMOS-TFTs for driving the pixel TFTs. The light receiving unit of the image sensor has light receiving elements having a photoelectric conversion layer and light receiving TFTs. These TFTs are produced in the same step. The lower electrode and transparent electrode of the light receiving element are produced by patterning the same film as the light shielding film and the pixel electrodes arranged in the pixel matrix.Type: GrantFiled: June 19, 2007Date of Patent: March 31, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Masayuki Sakakura
-
Publication number: 20090072312Abstract: A hybrid orientation technology (HOT) CMOS structure is comprised of a tensile stressed NFET gate stack and a compressively stressed PFET gate stack, where each gate stack is comprised of a high dielectric constant oxide/metal, and where the source of the stress in the tensile stressed NFET gate stack and the compressively stressed PFET gate stack is the metal in the high-k metal gate stack.Type: ApplicationFiled: September 14, 2007Publication date: March 19, 2009Inventors: Leland Chang, Shreesh Narasimha, Vijay Narayanan, Jeffrey W. Sleight
-
Patent number: 7504289Abstract: An electronic device can include a first transistor structure including a first gate electrode surrounded by a first sidewall spacer having a first stress and a second transistor structure including a second gate electrode surrounding a second sidewall spacer having second stress. The first sidewall spacer is an only sidewall spacer surrounding the first gate electrode or a closer sidewall spacer as compared to any other sidewall spacer that surrounds the first gate electrode and the second sidewall spacer is an only sidewall spacer surrounding the second gate electrode or a closer sidewall spacer as compared to any other sidewall spacer that surrounds the second gate electrode, wherein the first stress has a lower value as compared to the second stress. More than one process can be used to form the electronic device.Type: GrantFiled: October 26, 2005Date of Patent: March 17, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Sangwoo Lim, Stanley L. Filipiak, Paul A. Grudowski, Venkat R. Kolagunta
-
Publication number: 20090065868Abstract: An electronic circuit includes at least one field effect transistor that is to be protected against electrostatic discharge events, and at least one protection field effect transistor. The protection field effect transistor has a crystal orientation that is different from a crystal orientation of the field effect transistor to be protected.Type: ApplicationFiled: September 7, 2007Publication date: March 12, 2009Inventors: Christian Russ, David Tremouilles, Steven Thijs
-
Publication number: 20090057765Abstract: A semiconductor structure includes a first finFET and a second finFET. The first finFET and the second finFET may comprise an n-finFET and a p-finFET to provide a CMOS finFET structure. Within the semiconductor structure, at least one of: (1) a first gate dielectric within the first finFET and a second gate dielectric within the second finFET comprise different gate dielectric materials; and/or (2) a first gate electrode within the first finFET and a second gate electrode within the second finFET comprise different gate electrode materials.Type: ApplicationFiled: August 30, 2007Publication date: March 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huilong Zhu, Bruce B. Doris, Ying Zhang
-
Publication number: 20090050894Abstract: A thin film transistor (TFT) includes a substrate, a semiconductor layer disposed on the substrate and including a channel region and source and drain regions, a gate electrode disposed in a position corresponding to the channel region of the semiconductor layer, a gate insulating layer interposed between the gate electrode and the semiconductor layer to electrically insulate the semiconductor layer from the gate electrode, a metal structure made up of metal layer, a metal silicide layer, or a double layer thereof disposed apart from the gate electrode over or under the semiconductor layer in a position corresponding to a region of the semiconductor layer other than a channel region, the structure being formed of the same material as the gate electrode, and source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer.Type: ApplicationFiled: August 20, 2008Publication date: February 26, 2009Applicant: Samsung SDI Co., Ltd.Inventors: Byoung-Keon PARK, Jin-Wook Seo, Tae-Hoon Yang, Kil-Won Lee
-
Patent number: 7494854Abstract: A semiconductor device suitable for applications in an electrostatic discharge (ESD) protection circuit, including a semiconductor substrate, a first well formed in the substrate, a second well formed in the substrate, and a first doped region formed in the second well, wherein the first well, the second well, and the first doped region collectively form a parasitic bipolar junction transistor (BJT), and wherein the first well is the collector of the BJT, the second well is the base of the BJT, and the first doped region is the emitter of the BJT.Type: GrantFiled: June 26, 2007Date of Patent: February 24, 2009Assignee: Transpacific IP, Ltd.Inventors: Ming-Dou Ker, Che-Hao Chuang
-
Patent number: 7491588Abstract: A method is provided in which for fabricating a complementary metal oxide semiconductor (CMOS) circuit on a semiconductor-on-insulator (SOI) substrate. A plurality of field effect transistors (FETs) are formed, each having a channel region disposed in a common device layer within a single-crystal semiconductor layer of an SOI substrate. A gate of the first FET overlies an upper surface of the common device layer, and a gate of the second FET underlies a lower surface of the common device layer remote from the upper surface. The first and second FETs share a common diffusion region disposed in the common device layer and are conductively interconnected by the common diffusion region. The common diffusion region is operable as at least one of a source region or a drain region of the first FET and is simultaneously operable as at least one of a source region or a drain region of the second FET.Type: GrantFiled: November 13, 2006Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: John E. Campbell, William T. Devine, Kris V. Srikrishnan
-
Patent number: 7485519Abstract: A field effect transistor (“FET”) is formed to include a stress in a channel region of an active semiconductor region of an SOI substrate. A gate is formed to overlie the active semiconductor region, after which a sacrificial stressed layer is formed which overlies the gate and the active semiconductor region. Then, the SOI substrate is heated to cause a flowable dielectric material in a buried dielectric layer of the SOI substrate to soften and reflow. As a result of the reflowing, the sacrificial stressed layer induces stress in a channel region of the active semiconductor region underlying the gate. A source region and a drain region are formed in the active semiconductor region, desirably after removing the sacrificial stressed layer.Type: GrantFiled: March 30, 2007Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, William K. Henson, Yaocheng Liu
-
Patent number: 7485508Abstract: Both sides of a semiconductor-on-insulator substrate are utilized to form MOSFET structures. After forming first type devices on a first semiconductor layer, a handle wafer is bonded to the top of a first middle-of-line dielectric layer. A lower portion of a carrier substrate is then removed to expose a second semiconductor layer and to form second type devices thereupon. Conductive vias may be formed through the buried insulator layer to electrically connect the first type devices and the second type devices. Use of block masks is minimized since each side of the buried insulator has only one type of devices. Two levels of devices are present in the structure and boundary areas between different types of devices are reduced or eliminated, thereby increasing packing density of devices. The same alignment marks may be used to align the wafer either front side up or back side up.Type: GrantFiled: January 26, 2007Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Haining S. Yang
-
Patent number: 7485521Abstract: Methods are disclosed for forming self-aligned dual stressed layers for enhancing the performance of NFETs and PFETs. In one embodiment, a sacrificial layer is used to remove a previously deposited stressed layer. A mask position used to pattern the sacrificial layer is adjusted such that removal of the latter deposited stressed layer, using the sacrificial layer, leaves the dual stress layers in an aligned form. The methods result in dual stressed layers that do not overlap or underlap, thus avoiding processing problems created by those issues. A semiconductor device including the aligned dual stressed layers is also disclosed.Type: GrantFiled: July 5, 2005Date of Patent: February 3, 2009Assignees: International Business Machines Corporation, Advanced Micro Devices, Inc. (AMD)Inventors: Huilong Zhu, Brian L. Tessier, Huicai Zhong
-
Patent number: 7479418Abstract: The present invention relates to methods for reducing the threshold voltage difference between an n-type field effect transistor (n-FET) and a p-type field effect transistor (p-FET) in a complementary metal-oxide-semiconductor (CMOS) circuit located on a silicon-on-insulator (SOI) substrate. Specifically, a substrate bias voltage is applied to the CMOS circuit for differentially adjusting the threshold voltages of the n-FET and the p-FET. For example, a positive substrate bias voltage can be used to reduce the threshold voltage of the n-FET but increase that of the p-FET, while a negative substrate bias voltage can be used to increase the threshold voltage of the n-FET but reduce that of the p-FET. Further, two or more substrate bias voltages of different magnitudes and/or directions can be used for differentially adjusting the n-FET and p-FET threshold voltages in two or more different CMOS circuits or groups of CMOS circuits.Type: GrantFiled: January 11, 2006Date of Patent: January 20, 2009Assignee: International Business Machines CorporationInventors: Jin Cai, Wilfried E. Haensch, Tak H. Ning
-
Publication number: 20090014798Abstract: A FinFET SRAM transistor device includes transistors formed on fins with each transistor including a semiconductor channel region within a fin plus a source region and a drain region extending within the fin from opposite sides of the channel region with fin sidewalls having a gate dielectric formed thereon. Bilateral transistor gates extend from the gate dielectric. An asymmetrically doped FinFET transistor has source/drain regions doped with a first dopant type, but the asymmetrically doped FinFET transistor include at least one of the bilateral transistor gate electrode regions on one side of at least one of the fins counterdoped with respect to the first dopant type. The finFET transistors are connected in a six transistor SRAM circuit including two PFET pull-up transistors, two NFET pull down transistors and two NFET passgate transistors.Type: ApplicationFiled: July 11, 2007Publication date: January 15, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huilong Zhu, Haining S. Yang
-
Patent number: 7476578Abstract: A process for finFET spacer formation generally includes depositing, in order, a conformal liner material, a conformal spacer material, and a conformal capping material onto the finFET structure; tilt implanting dopant ions into portions of the capping layer about the gate structure; selectively removing undoped capping material about the source and drain regions; selectively removing exposed portions of the spacer material; selectively removing exposed portions of the capping material; anisotropically removing a portion of the spacer material so as to expose a top surface of the gate material and isolate the spacer material to sidewalls of the gate structure; and removing the oxide liner from the fin to form the spacer on the finFET structure.Type: GrantFiled: July 12, 2007Date of Patent: January 13, 2009Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Xi Li, Richard S. Wise
-
Publication number: 20090011537Abstract: The present invention is to obtain an MIS transistor which allows considerable reduction in threshold fluctuation for each transistor and has a low threshold voltage. First gate electrode material for nMIS and second gate electrode material for pMIS can be mutually converted to each other, so that a process can be simplified. Such a fact that a dependency of a work function on a doping amount is small is first disclosed, so that fluctuation in threshold voltage for each transistor hardly occurs.Type: ApplicationFiled: June 26, 2008Publication date: January 8, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Takeshi Yamaguchi, Yukie Nishikawa
-
Patent number: 7473972Abstract: A thin film transistor substrate includes a thin film transistor of a first conductivity type, a semiconductor layer having a channel region of the first conductivity type placed between the source/drain regions, a gate electrode formed to an opposite face to the semiconductor layer with an gate insulating film interposed therebetween, an opening in the gate electrode corresponding to both edges in a channel width direction of the channel region. In the channel region corresponding to the opening, a highly concentrated impurity region having a higher impurity concentration of the first conductivity type than the channel corresponding to the gate electrode is formed.Type: GrantFiled: June 19, 2007Date of Patent: January 6, 2009Assignee: Mitsubishi Electric CorporationInventors: Yasuyoshi Itoh, Atsunori Nishiura
-
Patent number: 7470573Abstract: A method of making CMOS devices on strained silicon on glass includes preparing a glass substrate, including forming a strained silicon layer on the glass substrate; forming a silicon oxide layer by plasma oxidation of the strained silicon layer; depositing a layer of doped polysilicon on the silicon oxide layer; forming a polysilicon gate; implanting ions to form a LDD structure; depositing and forming a spacer dielectric on the gate structure; implanting and activation ions to form source and drain structures; depositing a layer of metal film; annealing the layer of metal film to form salicide on the source, drain and gate structures; removing any unreacted metal film; depositing a layer of interlayer dielectric; and forming contact holes and metallizing.Type: GrantFiled: February 18, 2005Date of Patent: December 30, 2008Assignee: Sharp Laboratories of America, Inc.Inventors: Jong-Jan Lee, Jer-Shen Maa, Douglas J. Tweet, Yoshi Ono, Sheng Teng Hsu
-
Publication number: 20080312088Abstract: Provided are a field effect transistor, a logic circuit including the same and methods of manufacturing the same. The field effect transistor may include an ambipolar layer that includes a source region, a drain region, and a channel region between the source region and the drain region, wherein the source region, the drain region, and the channel region may be formed in a monolithic structure, a gate electrode on the channel region, and an insulating layer separating the gate electrode from the ambipolar layer, wherein the source region and the drain region have a width greater than that of the channel region in a second direction that crosses a first direction in which the source region and the drain region are connected to each other.Type: ApplicationFiled: December 27, 2007Publication date: December 18, 2008Inventors: Hyun-jong Chung, Ran-ju Jung, Sun-ae Seo, Dong-chul Kim, Chang-won Lee