Having Heterojunction (e.g., Hemt, Modfet, Etc.) Patents (Class 438/172)
-
Publication number: 20140151749Abstract: According to example embodiments, a high electron mobility transistor (HEMT) includes a channel layer; a channel supply layer on the channel layer; a source electrode and a drain electrode spaced apart from each other on one of the channel layer and the channel supply layer; a gate electrode on a part of the channel supply layer between the source electrode and the drain electrode; a first depletion-forming layer between the gate electrode and the channel supply layer; and a at least one second depletion-forming layer on the channel supply layer between the gate electrode and the drain electrode. The at least one second depletion-forming layer is electrically connected to the source electrode.Type: ApplicationFiled: November 27, 2013Publication date: June 5, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Woo-chul JEON, Jong-seob KIM, Ki-yeol PARK, Young-hwan PARK, Jai-kwang SHIN, Jae-joon OH, Hyuk-soon CHOI, In-jun HWANG
-
Patent number: 8741706Abstract: A high electron mobility transistor (HEMT) includes a substrate, an HEMT stack spaced apart from the substrate, and a pseudo-insulation layer (PIL) disposed between the substrate and the HEMT stack. The PIL layer includes at least two materials having different phases. The PIL layer defines an empty space that is wider at an intermediate portion than at an entrance of the empty space.Type: GrantFiled: July 17, 2013Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-youn Kim, Jae-won Lee, Hyo-ji Choi
-
Patent number: 8741715Abstract: A transistor device having a tiered gate electrode fabricated with methods using a triple layer resist structure. The triple layer resist stack is deposited on a semiconductor structure. An exposure pattern is written onto the resist stack using an e-beam writer, for example. The exposure dose is non-uniform across the device. Portions of the three resist layers are removed with a sequential development process, resulting in tiered resist structure. A conductive material is deposited to form the gate electrode. The resulting “Air-T” gate also has a three-tiered structure. The fabrication process is well-suited for the production of gates small enough for use in millimeter wave devices.Type: GrantFiled: April 29, 2009Date of Patent: June 3, 2014Assignee: Cree, Inc.Inventors: Marcia Moore, Sten Heikman
-
Patent number: 8741705Abstract: A method of fabricating Group III-V semiconductor metal oxide semiconductor (MOS) and III-V MOS devices are described.Type: GrantFiled: June 28, 2013Date of Patent: June 3, 2014Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Thomas Dungan, Phil Nikkel
-
Publication number: 20140147977Abstract: A method for fabricating a heterojunction field-effect transistor includes implanting p-type dopants form an implanted area in a first layer of III-V semiconductor alloy, removing an upper part of the first layer and of the implanted area by maintaining vapor phase epitaxy conditions, stopping the removal when the density of the dopant at the upper face of the implanted area is maximal, forming a second layer of III-V semiconductor alloy by vapor phase epitaxy on the implanted area and on the first layer, forming a third layer of III-V semiconductor alloy by vapor phase epitaxy in order to form an electron gas layer at the interface between the third layer and the second layer, and forming a control gate on the third layer plumb with the implanted area.Type: ApplicationFiled: November 26, 2013Publication date: May 29, 2014Inventor: Matthew Charles
-
Patent number: 8735942Abstract: An i-GaN layer (electron transit layer), an n-GaN layer (compound semiconductor layer) formed over the i-GaN layer (electron transit layer), and a source electrode, a drain electrode and a gate electrode formed over the n-GaN layer (compound semiconductor layer) are provided. A recess portion is formed inside an area between the source electrode and the drain electrode of the n-GaN layer (compound semiconductor layer) and at a portion separating from the gate electrode.Type: GrantFiled: February 15, 2012Date of Patent: May 27, 2014Assignee: Fujitsu LimitedInventors: Tadahiro Imada, Atsushi Yamada
-
Patent number: 8735940Abstract: There are provided a semiconductor device and a method for manufacturing the same.Type: GrantFiled: December 10, 2010Date of Patent: May 27, 2014Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Woo Chul Jeon, Ki Yeol Park, Young Hwan Park, Jung Hee Lee
-
Publication number: 20140138741Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises: a Si substrate (1100); a plurality of convex structures (1200) formed on the Si substrate (1100), in which every two adjacent convex structures (1200) are separated by a cavity in a predetermined pattern, and the cavity between every two adjacent convex structures (1200) is less than 50 nm in width; a first semiconductor film (1300), in which the first semiconductor film (1300) is formed between the every two adjacent convex structures (1200) and connected with tops of the every two adjacent convex structures (1200); a buffer layer (2100) formed on the first semiconductor film (1300); and a high-mobility III-V compound semiconductor layer (2000) formed on the buffer layer (2100).Type: ApplicationFiled: November 11, 2011Publication date: May 22, 2014Applicant: Tsinghua UniversityInventors: Jing Wang, Lei Guo
-
Publication number: 20140141580Abstract: High electron mobility transistors and fabrication processes are presented in which a barrier material layer of uniform thickness is provided for threshold voltage control under an enhanced channel charge inducing material layer (ECCIML) in source and drain regions with the ECCIML layer removed in the gate region.Type: ApplicationFiled: January 28, 2014Publication date: May 22, 2014Inventors: Francis J. Kub, Travis Anderson, Karl D. Hobart, Michael A. Mastro, Charles R. Eddy, Jr.
-
Patent number: 8729604Abstract: A compound semiconductor device includes: a compound semiconductor multilayer structure; a gate insulating film on the compound semiconductor multilayer structure; and a gate electrode, wherein the gate electrode includes a gate base portion on the gate insulating film and a gate umbrella portion, and a surface of the gate umbrella portion includes a Schottky contact with the compound semiconductor multilayer structure.Type: GrantFiled: December 22, 2011Date of Patent: May 20, 2014Assignee: Fujitsu LimitedInventor: Naoko Kurahashi
-
Patent number: 8728884Abstract: A method of fabricating a normally “off” GaN heterostructure field effect transistor having a source and a drain including depositing a passivation layer patterned to cover a channel region between a source and a drain, forming a first opening in the passivation layer, the first opening for defining a gate area in the channel region and the first opening having a first length dimension along a direction of current flow between the source and the drain, and implanting ions in an implant area within the gate area, wherein the implant area has a second length dimension along the direction of current flow shorter than the first length dimension.Type: GrantFiled: July 28, 2009Date of Patent: May 20, 2014Assignee: HRL Laboratories, LLCInventors: Tahir Hussain, Miroslav Micovic, Wah S. Wong, Shawn D. Burnham
-
Patent number: 8722476Abstract: A compound semiconductor device includes a compound semiconductor layer, a gate electrode disposed above the compound semiconductor layer, and a gate insulation film. The gate insulation film is interposed between the compound semiconductor layer and the gate electrode. The gate insulation film contains a fluorine compound at least in the vicinity of the interface with the compound semiconductor layer.Type: GrantFiled: November 8, 2011Date of Patent: May 13, 2014Assignee: Fujitsu LimitedInventor: Yoichi Kamada
-
Patent number: 8722474Abstract: Disclosed are a semiconductor device including a stepped gate electrode and a method of fabricating the semiconductor device. The semiconductor device according to an exemplary embodiment of the present disclosure includes: a semiconductor substrate having a structure including a plurality of epitaxial layers and including an under-cut region formed in a part of a Schottky layer in an upper most part thereof; a cap layer, a first nitride layer and a second nitride layer sequentially formed on the semiconductor substrate to form a stepped gate insulating layer pattern; and a stepped gate electrode formed by depositing a heat-resistant metal through the gate insulating layer pattern, wherein the under-cut region includes an air-cavity formed between the gate electrode and the Schottky layer.Type: GrantFiled: August 23, 2012Date of Patent: May 13, 2014Assignee: Electronics and Telecommunications Research InstituteInventors: Hyung Sup Yoon, Byoung-Gue Min, Jong Min Lee, Seong-Il Kim, Dong Min Kang, Ho Kyun Ahn, Jong-Won Lim, Jae Kyoung Mun, Eun Soo Nam
-
Publication number: 20140124837Abstract: A nitride semiconductor device includes an undoped GaN layer (1) and an undoped AlGaN layer (2) that are formed on an Si substrate (10), and ohmic electrodes (a source electrode (11) and a drain electrode (12)) that are formed on the undoped GaN layer (1) and the undoped AlGaN layer (2) and that are made of Ti/Al/TiN. Concentration of nitrogen in the ohmic electrodes is set in a range from 1×1016 cm?3 to 1×1020 cm?3. Consequently, contact resistance between the nitride semiconductor layers and the ohmic electrodes can be reduced.Type: ApplicationFiled: August 8, 2012Publication date: May 8, 2014Applicant: SHARP KABUSHIKI KAISHAInventors: Norihisa Fujii, Koichiro Fujita
-
Publication number: 20140124791Abstract: A high electron mobility transistor includes a source, a gate and a drain, a first III-V semiconductor region, and a second III-V semiconductor region below the first III-V semiconductor region. The high electron mobility transistor further includes a compensation structure interposed between the first and second III-V semiconductor regions so that the first and second III-V semiconductor regions are spaced apart from one another by the compensation structure. The compensation structure has a different band gap than the first and second III-V semiconductor regions.Type: ApplicationFiled: January 15, 2014Publication date: May 8, 2014Applicant: Infineon Technologies Austria AGInventors: Gilberto Curatola, Oliver Häberlen
-
Publication number: 20140117375Abstract: A semiconductor device includes a first semiconductor layer, a second semiconductor layer, a third semiconductor layer, a first electrode, a second electrode, a control electrode, and a third electrode. The second semiconductor layer is provided on the first semiconductor layer and has a band gap narrower than that of the first semiconductor layer. The second semiconductor layer includes a first portion and a second portion which is provided together with the first portion and contains an activated acceptor. The third semiconductor layer is provided on the first portion and has a band gap wider than or equal to the band gap of the second semiconductor layer. The first and the second electrodes are provided on the third semiconductor layer. The control electrode is provided between the first electrode and the second electrode. The third electrode is provided on the second portion.Type: ApplicationFiled: September 13, 2013Publication date: May 1, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yasuhiro ISOBE, Mayumi MORIZUKA
-
Patent number: 8710551Abstract: The present invention discloses a high electron mobility transistor (HEMT) and a manufacturing method thereof. The HEMT includes a semiconductor layer, a barrier layer on the semiconductor layer, a piezoelectric layer on the barrier layer, a gate on the piezoelectric layer, and a source and a drain at two sides of the gate respectively, wherein each bandgap of the semiconductor layer, the barrier layer, and the piezoelectric layer partially but not entirely overlaps the other two bandgaps. The gate is formed for receiving a gate voltage. A two dimensional electron gas (2DEG) is formed in a portion of a junction between the semiconductor layer and the barrier layer but not below at least a portion of the piezoelectric layer, wherein the 2DEG is electrically connected to the source and the drain.Type: GrantFiled: August 29, 2012Date of Patent: April 29, 2014Assignee: Richtek Technology Corporation, R.O.C.Inventors: Chih-Fang Huang, Chien-Wei Chiu, Ting-Fu Chang, Tsung-Yu Yang, Tsung-Yi Huang
-
Patent number: 8709886Abstract: An HEMT includes, on an SiC substrate, a compound semiconductor layer, a silicon nitride (SiN) protective film having an opening and covering the compound semiconductor layer, and a gate electrode formed on the compound semiconductor layer so as to plug the opening. In the protective film, a projecting portion projecting from a side surface of the opening is formed at a lower layer portion 6a.Type: GrantFiled: July 23, 2012Date of Patent: April 29, 2014Assignee: Fujitsu LimitedInventors: Kozo Makiyama, Naoya Okamoto, Toshihiro Ohki, Yuichi Minoura, Shirou Ozaki, Toyoo Miyajima
-
Patent number: 8703561Abstract: Substrates of GaN over silicon suitable for forming electronics devices such as heterostructure field effect transistors (HFETs), and methods of making the substrates, are disclosed. Voids in a crystalline Al2O3 film on a top surface of a silicon wafer are formed. The top surface of the silicon wafer is along the <111> silicon crystal orientation. A plurality of laminate layers is deposited over the voids and the Al2O3 film. Each laminate layer includes an AN film and a GaN film. A transistor or other device may be formed in the top GaN film.Type: GrantFiled: July 17, 2013Date of Patent: April 22, 2014Assignee: Power Integrations, Inc.Inventors: Jamal Ramdani, John P. Edwards, Linlin Liu
-
Patent number: 8704273Abstract: A semiconductor device includes a nitride semiconductor layer having a (0001) face and a (000-1) face, formed above a common substrate; a (0001) face forming layer provided partially between the substrate and the nitride semiconductor layer; a source electrode, a drain electrode, and a gate electrode, provided on the nitride semiconductor layer having the (0001) face; and a hole extracting electrode provided on the nitride semiconductor layer having the (000-1) face.Type: GrantFiled: June 3, 2010Date of Patent: April 22, 2014Assignee: Fujitsu LimitedInventors: Naoya Okamoto, Atsushi Yamada
-
Publication number: 20140103398Abstract: A compound semiconductor device includes a plurality of high-resistance crystalline silicon epitaxial layers and a plurality of activated dopant regions disposed in a same region of at least some of the epitaxial layers so that the activated dopant regions are aligned in a vertical direction perpendicular to a main surface of the epitaxial layers. The compound semiconductor device further includes an III-nitride compound semiconductor device structure disposed on the main surface of the epitaxial layers. The III-nitride compound semiconductor device structure has a source, a drain and a gate. An electrically conductive structure is formed from the activated dopant regions. The electrically conductive structure extends in the vertical direction through the epitaxial layers with the activated dopant regions toward the III-nitride compound semiconductor device structure, and is electrically connected to the source.Type: ApplicationFiled: October 15, 2012Publication date: April 17, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Gilberto Curatola, Gianmauro Pozzovivo, Simone Lavanga
-
Publication number: 20140103294Abstract: Embodiments of the present disclosure describe techniques and configurations to impart strain to integrated circuit devices such as horizontal field effect transistors. An integrated circuit device includes a semiconductor substrate, a quantum well channel coupled with the semiconductor substrate, a source structure coupled with the quantum well channel, a drain structure coupled with the quantum well channel and a strain-inducing film disposed on and in direct contact with material of the source structure and the drain structure to reduce resistance of the quantum well channel by imparting a tensile or compressive strain on the quantum well channel, wherein the quantum well channel is disposed between the strain-inducing film and the semiconductor substrate. Other embodiments may be described and/or claimed.Type: ApplicationFiled: December 13, 2013Publication date: April 17, 2014Inventors: Marko Radosavljevic, Gilbert Dewey, Niloy Mukherjee, Ravi Pillarisetty
-
Publication number: 20140106516Abstract: A compound semiconductor device is manufactured by forming an III-nitride compound semiconductor device structure on a silicon-containing semiconductor substrate, the III-nitride compound semiconductor device structure including a GaN alloy on GaN and a channel region arising near an interface between the GaN alloy and the GaN. One or more silicon-containing insulating layers are formed on a surface of the III-nitride compound semiconductor device structure adjacent the GaN alloy, and a contact opening is formed which extends through the one or more silicon-containing insulating layers to at least the GaN alloy. A region of GaN is regrown in the contact opening, and the regrown region of GaN is doped exclusively with Si out-diffused from the one or more silicon-containing insulating layers to form an ohmic contact which is doped only with the Si out-diffused from the one or more silicon-containing insulating layers.Type: ApplicationFiled: October 15, 2012Publication date: April 17, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Gilberto Curatola, Gianmauro Pozzovivo, Simone Lavanga
-
Patent number: 8698201Abstract: A method for fabricating a gate structure for a field effect transistor having a buffer layer on a substrate, a channel layer and a barrier layer over the channel layer includes forming a gate of a first dielectric, forming first sidewalls of a second dielectric on either side and adjacent to the gate, selectively etching into the buffer layer to form a mesa for the field effect transistor, depositing a dielectric layer over the mesa, planarizing the dielectric layer over the mesa to form a planarized surface such that a top of the gate, tops of the first sidewalls, and a top of the dielectric layer over the mesa are on the same planarized surface, depositing metal on the planzarized surface, annealing to form the gate into a metal silicided gate, and etching to remove excess non-silicided metal.Type: GrantFiled: August 15, 2013Date of Patent: April 15, 2014Assignee: HRL Laboratories, LLCInventors: Dean C. Regan, Keisuke Shinohara, Andrea Corrion, Ivan Milosavljevic, Miroslav Micovic, Peter J. Willadsen, Colleen M. Butler, Hector L. Bracamontes, Bruce T. Holden, David T. Chang
-
Patent number: 8697506Abstract: A method of manufacturing a heterostructure device is provided that includes implantation of ions into a portion of a surface of a multi-layer structure. Iodine ions are implanted between a first region and a second region to form a third region. A charge is depleted from the two dimensional electron gas (2DEG) channel in the third region to form a reversibly electrically non-conductive pathway from the first region to the second region. On applying a voltage potential to a gate electrode proximate to the third region allows electrical current to flow from the first region to the second region.Type: GrantFiled: March 13, 2012Date of Patent: April 15, 2014Assignee: General Electric CompanyInventors: Vinayak Tilak, Alexei Vertiatchikh, Kevin Sean Matocha, Peter Micah Sandvik, Siddharth Rajan
-
Patent number: 8697481Abstract: Multijunction solar cells having at least four subcells are disclosed, in which at least one of the subcells comprises a base layer formed of an alloy of one or more elements from group III on the periodic table, nitrogen, arsenic, and at least one element selected from the group consisting of Sb and Bi, and each of the subcells is substantially lattice matched. Methods of manufacturing solar cells and photovoltaic systems comprising at least one of the multijunction solar cells are also disclosed.Type: GrantFiled: December 7, 2012Date of Patent: April 15, 2014Assignee: Solar Junction CorporationInventors: Rebecca Elizabeth Jones-Albertus, Pranob Misra, Michael J. Sheldon, Homan B. Yuen, Ting Liu, Daniel Derkacs, Vijit Sabnis, Micahel West Wiemer, Ferran Suarez
-
Publication number: 20140097470Abstract: According to example embodiments, a HEMT includes a channel supply layer on a channel layer, a p-type semiconductor structure on the channel supply layer, a gate electrode on the p-type semiconductor structure, and source and drain electrodes spaced apart from two sides of the gate electrode respectively. The channel supply layer may have a higher energy bandgap than the channel layer. The p-type semiconductor structure may have an energy bandgap that is different than the channel supply layer. The p-type semiconductor structure may include a hole injection layer (HIL) on the channel supply layer and be configured to inject holes into at least one of the channel layer and the channel supply in an on state. The p-type semiconductor structure may include a depletion forming layer on part of the HIL. The depletion forming layer may have a dopant concentration that is different than the dopant concentration of the HIL.Type: ApplicationFiled: June 5, 2013Publication date: April 10, 2014Inventors: Jong-seob KIM, Kyoung-yeon KIM, Joon-yong KIM, Jai-kwang SHIN, Jae-joon OH, Hyuk-soon CHOI, Jong-bong HA, Sun-kyu HWANG, In-jun HWANG
-
Publication number: 20140097468Abstract: A nitride semiconductor device includes: a substrate; a first nitride semiconductor layer (1) located over the substrate; a second nitride semiconductor layer (2) located over the first nitride semiconductor layer (1), having a larger band gap than the first nitride semiconductor layer (1), and having a recess (11) penetrating into the first nitride semiconductor layer (1); and a third nitride semiconductor layer (12) continuously covering the second nitride semiconductor layer (2) and the recess (11), and having a larger band gap than the first nitride semiconductor layer (1); a gate electrode (5) located above a portion of the third nitride semiconductor layer (12) over the recess (11); and a first ohmic electrode (4a) and a second ohmic electrode (4b) located on opposite sides of the gate electrode (5).Type: ApplicationFiled: December 12, 2013Publication date: April 10, 2014Applicant: PANASONIC CORPORATIONInventors: Hideyuki OKITA, Yasuhiro UEMOTO, Masahiro HIKITA, Hidenori TAKEDA, Takahiro SATO, Akihiko NISHIO
-
Publication number: 20140099757Abstract: A III-N device is described with a III-N layer, an electrode thereon, a passivation layer adjacent the III-N layer and electrode, a thick insulating layer adjacent the passivation layer and electrode, a high thermal conductivity carrier capable of transferring substantial heat away from the III-N device, and a bonding layer between the thick insulating layer and the carrier. The bonding layer attaches the thick insulating layer to the carrier. The thick insulating layer can have a precisely controlled thickness and be thermally conductive.Type: ApplicationFiled: December 11, 2013Publication date: April 10, 2014Applicant: Transphorm Inc.Inventors: Primit Parikh, Yuvaraj Dora, Yifeng Wu, Umesh Mishra, Nicholas Fichtenbaum, Rakesh K. Lal
-
Publication number: 20140097441Abstract: Semiconductor devices and methods for making semiconductor devices are disclosed herein. A method configured in accordance with a particular embodiment includes forming a stack of semiconductor materials from an epitaxial substrate, where the stack of semiconductor materials defines a heterojunction, and where the stack of semiconductor materials and the epitaxial substrate further define a bulk region that includes a portion of the semiconductor stack adjacent the epitaxial substrate. The method further includes attaching the stack of semiconductor materials to a carrier, where the carrier is configured to provide a signal path to the heterojunction. The method also includes exposing the bulk region by removing the epitaxial substrate.Type: ApplicationFiled: October 5, 2012Publication date: April 10, 2014Applicant: Micron Technology, Inc.Inventors: Martin F. Schubert, Vladimir Odnoblyudov, Cem Basceri, Thomas Gehrke
-
Patent number: 8692294Abstract: A III-N device is described with a III-N material layer, an insulator layer on a surface of the III-N material layer, an etch stop layer on an opposite side of the insulator layer from the III-N material layer, and an electrode defining layer on an opposite side of the etch stop layer from the insulator layer. A recess is formed in the electrode defining layer. An electrode is formed in the recess. The insulator can have a precisely controlled thickness, particularly between the electrode and III-N material layer.Type: GrantFiled: January 24, 2013Date of Patent: April 8, 2014Assignee: Transphorm Inc.Inventors: Rongming Chu, Robert Coffie
-
Publication number: 20140091310Abstract: A semiconductor device includes a first compound semiconductor layer on a substrate, first through third electrodes spaced apart from each other on the first compound semiconductor layer, a second compound semiconductor layer on the first compound semiconductor layer between the first through third electrodes, a third compound semiconductor layer on the second compound semiconductor layer between the first and second electrodes, a first gate electrode on the third compound semiconductor layer, a fourth compound semiconductor layer having a smaller thickness than the third compound semiconductor layer on a portion of the second compound semiconductor layer between the second and third electrodes, and a second gate electrode on the fourth compound semiconductor layer. The first compound semiconductor layer between the second and third electrodes includes a 2-dimensional electron gas (2DEG) and the third compound semiconductor layer includes a 2-dimensional hole gas (2DHG).Type: ApplicationFiled: April 10, 2013Publication date: April 3, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Woo-chul Jeon, Jai-kwang Shin, Jae-joon Oh
-
Publication number: 20140091319Abstract: A method of manufacturing a semiconductor device includes laminating and forming an electron transit layer, an electron supplying layer, an etching stop layer, and a p-type film on a substrate sequentially, the p-type film being formed of a nitride semiconductor material that includes Al doped with an impurity element that attains p-type, the etching stop layer being formed of a material that includes GaN, removing the p-type film in an area except an area where a gate electrode is to be formed, by dry etching to form a p-type layer in the area where the gate electrode is to be formed, the dry etching being conducted while plasma emission in the dry etching is observed, the dry etching being stopped after the dry etching is started and plasma emission originating from Al is not observed, and forming the gate electrode on the p-type layer.Type: ApplicationFiled: July 30, 2013Publication date: April 3, 2014Applicants: Fujitsu Semiconductor Limited, Fujitsu LimitedInventors: Atsushi Yamada, KENJI NUKUI
-
Publication number: 20140092638Abstract: An AlGaN/GaN.HEMT includes: a compound semiconductor layered structure; and an interlayer insulating film that covers a surface of the compound semiconductor layered structure, the interlayer insulating film including a first insulating film and a second insulating film that is formed on the first insulating film to fill irregularities on a surface of the first insulating film and has a flat surface.Type: ApplicationFiled: August 27, 2013Publication date: April 3, 2014Applicants: FUJITSU SEMICONDUCTOR LIMITED, FUJITSU LIMITEDInventors: Masato Nishimori, Yoshitaka WATANABE
-
Publication number: 20140091322Abstract: To enhance the reliability of the semiconductor device using a nitride semiconductor. A channel layer is formed over a substrate, a barrier layer is formed over the channel layer, a cap layer is formed over the barrier layer, and a gate electrode is formed over the cap layer. In addition, a nitride semiconductor layer is formed in a region where the cap layer over the barrier layer is not formed, and a source electrode and a drain electrode are formed over the nitride semiconductor layer. The cap layer is a p-type semiconductor layer, and the nitride semiconductor layer includes the same type of material as the cap layer and is in an intrinsic state or an n-type state.Type: ApplicationFiled: September 19, 2013Publication date: April 3, 2014Applicant: Renesas Electronics CorporationInventor: Kohji ISHIKURA
-
Publication number: 20140094223Abstract: Embodiments include epitaxial semiconductor stacks for reduced defect densities in III-N device layers grown over non-III-N substrates, such as silicon substrates. In embodiments, a metamorphic buffer includes an AlxIn1-xN layer lattice matched to an overlying GaN device layers to reduce thermal mismatch induced defects. Such crystalline epitaxial semiconductor stacks may be device layers for HEMT or LED fabrication, for example. System on Chip (SoC) solutions integrating an RFIC with a PMIC using a transistor technology based on group III-nitrides (III-N) capable of achieving high Ft and also sufficiently high breakdown voltage (BV) to implement high voltage and/or high power circuits may be provided on the semiconductor stacks in a first area of the silicon substrate while silicon-based CMOS circuitry is provided in a second area of the substrate.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Inventors: Sansaptak DASGUPTA, Han Wui THEN, Niloy MUKHERJEE, Marko RADOSAVLJEVIC, Robert S. CHAU
-
Publication number: 20140091365Abstract: A compound semiconductor device includes: a compound semiconductor layer; and a gate electrode formed above the compound semiconductor layer; and a source electrode and a drain electrode formed on both sides of the gate electrode, on the compound semiconductor layer, wherein the source electrode has a plurality of bottom surfaces along transit electrons out of contact surfaces with the compound semiconductor layer, and the plural bottom surfaces are located at different distances from the transit electrons, with the bottom surface closer to the gate electrode being more apart from the transit electrons.Type: ApplicationFiled: September 20, 2013Publication date: April 3, 2014Applicants: FUJITSU SEMICONDUCTOR LIMITED, FUJITSU LIMITEDInventors: Toshihide Kikkawa, Kenji Nukui
-
Publication number: 20140091309Abstract: A predisposed high electron mobility transistor (HEMT) is disclosed. The predisposed HEMT includes a buffer layer, a HEMT channel layer on the buffer layer, a first HEMT barrier layer over the HEMT channel layer, and a HEMT cap layer on the first HEMT barrier layer. The HEMT cap layer has a drain region, a source region, and a gate region. Further, the HEMT cap layer has a continuous surface on the drain region, the source region, and the gate region. When no external voltage is applied between the source region and the gate region, the gate region either depletes carriers from the HEMT channel layer or provides carriers to the HEMT channel layer, thereby selecting a predisposed state of the predisposed HEMT.Type: ApplicationFiled: October 1, 2012Publication date: April 3, 2014Applicant: CREE, INC.Inventor: Christer Hallin
-
Publication number: 20140091366Abstract: Example embodiments relate to semiconductor devices and/or methods of manufacturing the same. According to example embodiments, a semiconductor device may include a first heterojunction field effect transistor (HFET) on a first surface of a substrate, and a second HFET. A second surface of the substrate may be on the second HFET. The second HFET may have different properties (characteristics) than the first HFET. One of the first and second HFETs may be of an n type, while the other thereof may be of a p type. The first and second HFETs may be high-electron-mobility transistors (HEMTs). One of the first and second HFETs may have normally-on properties, while the other thereof may have normally-off properties.Type: ApplicationFiled: June 20, 2013Publication date: April 3, 2014Inventors: Woo-chul JEON, Woong-je SUNG, Jai-kwang SHIN, Jae-joon OH
-
Publication number: 20140091320Abstract: A semiconductor device includes a first semiconductor layer formed on a substrate, a second semiconductor layer formed on the first semiconductor layer, a third semiconductor layer and a fourth semiconductor layer formed on the second semiconductor layer, a gate electrode formed on the third semiconductor layer, and a source electrode and a drain electrode contacting and formed on the fourth semiconductor layer, wherein the third semiconductor layer is formed of a semiconductor material for attaining p-type on an area just under the gate electrode, and a concentration of silicon in the fourth semiconductor layer is higher than that in the second semiconductor layer.Type: ApplicationFiled: August 16, 2013Publication date: April 3, 2014Applicants: FUJITSU SEMICONDUCTOR LIMITED, FUJITSU LIMITEDInventors: NORIKAZU NAKAMURA, Atsushi Yamada, Tetsuro Ishiguro, JUNJI KOTANI, Kenji Imanishi
-
Publication number: 20140091316Abstract: A semiconductor device includes a first semiconductor layer formed on a substrate; a second semiconductor layer and a third semiconductor layer formed on the first semiconductor layer; a fourth semiconductor layer formed on the third semiconductor layer; a gate electrode formed on the fourth semiconductor layer; and a source electrode and a drain electrode formed in contact with the second semiconductor layer. The third semiconductor layer and the fourth semiconductor layer are formed in an area immediately below the gate electrode, the fourth semiconductor layer is formed with a p-type semiconductor material, and the second semiconductor layer and the third semiconductor layer are formed with AlGaN, and the third semiconductor layer has a lower composition ratio of Al than that of the second semiconductor layer.Type: ApplicationFiled: July 17, 2013Publication date: April 3, 2014Inventor: Toshihide KIKKAWA
-
Publication number: 20140091364Abstract: An AlGaN/GaN HEMT includes: an electron transit layer; an electron supply layer formed above the electron transit layer; and a gate electrode formed above the electron supply layer, wherein a p-type semiconductor region is formed only at a site of the electron transit layer which is contained in a region below the gate electrode.Type: ApplicationFiled: August 1, 2013Publication date: April 3, 2014Applicant: FUJITSU LIMITEDInventors: Kenji IMANISHI, Atsushi YAMADA, Tetsuro ISHIGURO, Toyoo MIYAJIMA
-
Publication number: 20140091317Abstract: A method of manufacturing a semiconductor crystal substrate, includes forming a nitride layer by supplying a gas including a nitrogen component to a substrate formed of a material including silicon and nitriding a surface of the substrate; and forming an AlN layer on the nitride layer by supplying the gas including the nitrogen component and a source gas including Al.Type: ApplicationFiled: July 17, 2013Publication date: April 3, 2014Inventors: Shuichi TOMABECHI, JUNJI KOTANI, NORIKAZU NAKAMURA
-
Publication number: 20140094005Abstract: An enhancement-mode GaN MOSFET with a low leakage current and an improved reliability is formed by utilizing a SiO2/Si3N4 gate insulation layer on an AlGaN (or InAlGaN) barrier layer. The Si3N4 portion of the SiO2/Si3N4 gate insulation layer significantly reduces the formation of interface states at the junction between the gate insulation layer and the barrier layer, while the SiO2 portion of the SiO2/Si3N4 gate insulation layer significantly reduces the leakage current.Type: ApplicationFiled: November 27, 2013Publication date: April 3, 2014Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventor: Jamal Ramdani
-
Publication number: 20140092635Abstract: An AlGaN/GaN HEMT includes: a compound semiconductor layer; a source electrode and a drain electrode formed on an upper side of the compound semiconductor layer; and an Al—Si—N layer being a high-resistance layer disposed in a lower portion of at least one of the source electrode and the drain electrode and higher in an electric resistance value than the source electrode and the drain electrode.Type: ApplicationFiled: August 16, 2013Publication date: April 3, 2014Applicants: FUJITSU SEMICONDUCTOR LIMITED, FUJITSU LIMITEDInventors: Youichi KAMADA, Kenji Kiuchi
-
Publication number: 20140087529Abstract: Provided is a power device. The power device may include a two-dimensional electron gas (2-DEG) layer in a portion corresponding to a gate electrode pattern since a second nitride layer is further formed on a lower portion of the gate electrode pattern after a first nitride layer is formed and thus, may be capable of performing a normally-OFF operation. Accordingly, the power device may adjust generation of the 2-DEG layer based on a voltage of a gate, and may reduce power consumption. The power device may regrow only the portion corresponding to the gate electrode pattern or may etch a portion excluding the portion corresponding to the gate electrode pattern and thus, a recess process may be omissible, a reproducibility of the power device may be secured, and a manufacturing process may be simplified.Type: ApplicationFiled: September 25, 2013Publication date: March 27, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jae Hoon LEE
-
Publication number: 20140084347Abstract: A protection circuit including a multi-gate high electron mobility transistor (HEMT), a forward conduction control block, and a reverse conduction control block is provided between a first terminal and a second terminal. The multi-gate HEMT includes an explicit drain/source, a first depletion-mode (D-mode) gate, a first enhancement-mode (E-mode) gate, a second E-mode gate, a second D-mode gate, and an explicit source/drain. The drain/source and the first D-mode gate are connected to the first terminal and the source/drain and the second D-mode gate are connected to the second terminal. The forward conduction control block turns on the second E-mode gate when a voltage difference between the first and second terminals is greater than a forward conduction trigger voltage, and the reverse conduction control block turns on the first E-mode gate when the voltage difference is more negative than a reverse conduction trigger voltage.Type: ApplicationFiled: September 24, 2012Publication date: March 27, 2014Applicant: ANALOG DEVICES, INC.Inventors: Javier Alejandro Salcedo, Srivatsan Parthasarathy, Shuyun Zhang
-
Publication number: 20140084344Abstract: A compound semiconductor device includes: an electron transit layer formed of a compound semiconductor; and an electrode formed so as to overlie the electron transit layer with an insulating film interposed between the electron transit layer and the electrode, wherein part of the electron transit layer below the electrode are formed such that a first compound semiconductor having a first polar face and a second compound semiconductor having a second polar face are alternately arranged, and polarization charges in the first polar face have opposite polarity to polarization charges in the second polar face.Type: ApplicationFiled: July 23, 2013Publication date: March 27, 2014Applicant: Fujitsu LimitedInventors: LEI ZHU, NAOYA OKAMOTO
-
Publication number: 20140084299Abstract: A vertical microelectronic component includes a semiconductor substrate having a front side and a back side, and a multiplicity of fins formed on the front side. Each fin has a side wall and an upper side and is separated from other fins by trenches. Each fin includes a GaN/AlGaN heterolayer region formed on the side wall and including a channel region extending essentially parallel to the side wall. Each fin includes a gate terminal region arranged above the GaN/AlGaN heterolayer region and electrically insulated from the channel region in the associated trench on the side wall. A common source terminal region arranged above the fins is connected to a first end of the channel region in a vicinity of the upper sides. A common drain terminal region arranged above the back side is connected to a second end of the channel region in a vicinity of the front side.Type: ApplicationFiled: September 17, 2013Publication date: March 27, 2014Applicant: Robert Bosch GmbHInventors: Christoph Schelling, Walter Daves
-
Patent number: 8680578Abstract: A III-nitride based field effect transistor obtains improved performance characteristics through manipulation of the relationship between the in-plane lattice constant of the interface of material layers. A high mobility two dimensional electron gas generated at the interface of the III-nitride materials permits high current conduction with low ON resistance, and is controllable through the manipulation of spontaneous polarization fields obtained according to the characteristics of the III-nitride material. The field effect transistor produced can be made to be a nominally on device where the in-plane lattice constants of the material forming the interface match. A nominally off device may be produced where one of the material layers has an in-plane lattice constant that is larger than that of the other layer material. The layer materials are preferably InAlGaN/GaN layers that are particularly tailored to the characteristics of the present invention.Type: GrantFiled: August 23, 2007Date of Patent: March 25, 2014Assignee: International Rectifier CorporationInventor: Robert Beach