Having Heterojunction (e.g., Hemt, Modfet, Etc.) Patents (Class 438/172)
-
Patent number: 8680507Abstract: A DBR/gallium nitride/aluminum nitride base grown on a silicon substrate includes a Distributed Bragg Reflector (DBR) positioned on the silicon substrate. The DBR is substantially crystal lattice matched to the surface of the silicon substrate. A first layer of III-N material is positioned on the surface of the DBR, an inter-layer of aluminum nitride (AlN) is positioned on the surface of the first layer of III-N material and an additional layer of III-N material is positioned on the surface of the inter-layer of aluminum nitride. The inter-layer of aluminum nitride and the additional layer of III-N material are repeated n-times to reduce or engineer strain in a final III-N layer.Type: GrantFiled: January 16, 2013Date of Patent: March 25, 2014Assignee: Translucent, Inc.Inventors: Erdem Arkun, Michael Lebby, Andrew Clark, Rytis Dargis
-
Publication number: 20140077266Abstract: A heterostructure semiconductor device includes a first active layer and a second active layer disposed on the first active layer. A two-dimensional electron gas layer is formed between the first and second active layers. A first gate dielectric layer is disposed on the second active layer. A second gate dielectric layer is disposed on the first gate dielectric layer. A passivation layer is disposed over the second gate dielectric layer. A gate extends through the passivation layer to the second gate dielectric layer. First and second ohmic contacts electrically connect to the second active layer. The first and second ohmic contacts are laterally spaced-apart, with the gate being disposed between the first and second ohmic contacts.Type: ApplicationFiled: September 14, 2012Publication date: March 20, 2014Applicant: Power Integrations, Inc.Inventors: Jamal Ramdani, Michael Murphy, Linlin Liu
-
Publication number: 20140077267Abstract: According to example embodiments, a high electron mobility transistor (HEMT) includes a first semiconductor layer on a substrate and a second semiconductor layer on the first semiconductor layer. The first and second semiconductor layers define a recessed region. A semiconductor doped layer is in the recessed region of first and second semiconductor layers. A 2-dimensional electron gas (2DEG) region is at a portion of the first semiconductor layer adjacent to both sides of the semiconductor doped layer.Type: ApplicationFiled: March 15, 2013Publication date: March 20, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hong-Pyo HEO
-
Publication number: 20140073095Abstract: A high electron mobility transistor includes first, second and third compound semiconductor layers. The second compound semiconductor layer has a first interface with the first compound semiconductor layer. The third compound semiconductor layer is disposed over the first compound semiconductor layer. The third compound semiconductor layer has at least one of lower crystallinity and relaxed crystal structure as compared to the second compound semiconductor layer. The gate electrode is disposed over the third compound semiconductor layer. Source and drain electrodes are disposed over the second compound semiconductor layer. The two-dimensional carrier gas layer is generated in the first compound semiconductor layer. The two-dimensional carrier gas layer is adjacent to the first interface. The two-dimensional carrier gas layer either is absent under the third compound semiconductor layer or is reduced in at least one of thickness and carrier gas concentration under the third compound semiconductor layer.Type: ApplicationFiled: November 14, 2013Publication date: March 13, 2014Applicant: Sanken Electric Co., Ltd.Inventor: Ken Sato
-
Publication number: 20140061658Abstract: The present invention discloses an enhanced mode high electron mobility transistor (HEMT) which includes: a P-type gallium nitride (GaN) layer; a barrier layer, which is formed on and connected to the GaN layer; a dielectric layer, which is formed on and connected to the GaN layer, wherein the barrier layer does not overlap at least part of the dielectric layer; a gate, which is formed on the dielectric layer for receiving a gate voltage; and a source and a drain, which are formed at two sides of the gate on the GaN layer respectively; wherein a two dimensional electron gas (2DEG) is formed at a junction of the GaN layer and the barrier layer which does not include a portion of the junction below the gate, and the 2DEG does not electrically connect the source to the drain when there is no voltage applied to the gate.Type: ApplicationFiled: September 4, 2012Publication date: March 6, 2014Inventors: Chien-Wei Chiu, Tsung-Yi Huang
-
Publication number: 20140061722Abstract: Transistors, semiconductor devices and methods of manufacture thereof are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes forming a transistor over a workpiece. The transistor includes a sacrificial gate material comprising a group III-V material. The method includes combining a metal (Me) with the group III-V material of the sacrificial gate material to form a gate of the transistor comprising a Me-III-V compound material.Type: ApplicationFiled: September 5, 2012Publication date: March 6, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Gerben Doornbos, Richard Oxland
-
Publication number: 20140061724Abstract: The present invention discloses a high electron mobility transistor (HEMT) and a manufacturing method thereof. The HEMT includes a semiconductor layer, a barrier layer on the semiconductor layer, a piezoelectric layer on the barrier layer, a gate on the piezoelectric layer, and a source and a drain at two sides of the gate respectively, wherein each bandgap of the semiconductor layer, the barrier layer, and the piezoelectric layer partially but not entirely overlaps the other two bandgaps. The gate is formed for receiving a gate voltage. A two dimensional electron gas (2DEG) is formed in a portion of a junction between the semiconductor layer and the barrier layer but not below at least a portion of the piezoelectric layer, wherein the 2DEG is electrically connected to the source and the drain.Type: ApplicationFiled: August 29, 2012Publication date: March 6, 2014Inventors: Chih-Fang Huang, Chien-Wei Chiu, Ting-Fu Chang, Tsung-Yu Yang, Tsung-Yi Huang
-
Publication number: 20140061725Abstract: According to example embodiments, a higher electron mobility transistor (HEMT) may include a first channel layer, a second channel layer on the first channel layer, a channel supply on the second channel layer, a drain electrode spaced apart from the first channel layer, a source electrode contacting the first channel layer and contacting at least one of the second channel layer and the channel supply layer, and a gate electrode unit between the source electrode and the drain electrode. The gate electrode unit may have a normally-off structure. The first and second channel layer form a PN junction with each other. The drain electrode contacts at least one of the second channel layer and the channel supply layer.Type: ApplicationFiled: January 30, 2013Publication date: March 6, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ki-yeol PARK, Woo-chul JEON, Young-hwan PARK, Jai-kwang SHIN, Jong-bong HA, Sun-kyu HWANG
-
Publication number: 20140061659Abstract: A low leakage current transistor (2) is provided which includes a GaN-containing substrate (11-14) covered by a passivation surface layer (17) in which a T-gate electrode with sidewall extensions (20) is formed and coated with a multi-level passivation layer (30-32) which includes an intermediate etch stop layer (31) which is used to define a continuous multi-region field plate (33) having multiple distances between the bottom surface of the field plate 33 and the semiconductor substrate in the gate-drain region of the transistor.Type: ApplicationFiled: September 5, 2012Publication date: March 6, 2014Inventors: James A. Teplik, Bruce M. Green
-
Patent number: 8664533Abstract: A substrate having a transparent conductive layer has a transparent conductive pattern that is not easily visually recognizable by a naked human eye on a transparent substrate and can be formed by a simple and efficient method. In the case where a transparent conductive pattern is formed on a transparent substrate, the pattern region does not include conductive regions covered with uniform transparent conductive films or a high-resistance region that is not covered with the transparent conductive film, the high-resistance region electrically insulating the conductive regions. Instead of the conductive regions or the high-resistance region, the inventors use a region having a structure including a mixture of a portion covered with the transparent conductive film and a portion not covered with the transparent conductive film, thereby solving the foregoing visual recognition issue.Type: GrantFiled: July 4, 2011Date of Patent: March 4, 2014Assignee: DIC CorporationInventors: Yoshikazu Yamazaki, Satoshi Hayakawa, Miho Yokokawa
-
Publication number: 20140054604Abstract: A semiconductor device having improved heat dissipation is disclosed. The semiconductor device includes a semi-insulating substrate and epitaxial layers disposed on the semi-insulating substrate wherein the epitaxial layers include a plurality of heat conductive vias that are disposed through the epitaxial layers with the plurality of heat conductive vias being spaced along a plurality of finger axes that are aligned generally parallel across a surface of the epitaxial layers. The semiconductor device further includes an electrode having a plurality of electrically conductive fingers that are disposed along the plurality of finger axes such that the electrically conductive fingers are in contact with the first plurality of heat conductive vias.Type: ApplicationFiled: August 23, 2013Publication date: February 27, 2014Applicant: RF Micro Devices, Inc.Inventor: Andrew P. Ritenour
-
Publication number: 20140057401Abstract: A compound semiconductor device having mesa-shaped element region, and excellent characteristics are provided. The compound semiconductor device has: an InP substrate; an epitaxial lamination mesa formed above the InP substrate and including a channel layer, a carrier supply layer above the channel layer and a contact cap layer above the carrier supply layer; ohmic source electrode and drain electrode formed on the cap layer; a recess formed by removing the cap layer between the source and drain electrodes, and exposing the carrier supply layer; an insulating film formed on the cap layer and retracted from an edge of the cap layer away from the recess; a gate electrode extending from the carrier supply layer in the recess to outside of the mesa; and air gap formed by removing side portion of the channel layer facing the gate electrode outside the mesa.Type: ApplicationFiled: October 30, 2013Publication date: February 27, 2014Applicant: FUJITSU LIMITEDInventors: Tsuyoshi Takahashi, Kozo Makiyama
-
Patent number: 8658482Abstract: The compound semiconductor device comprises an i-GaN buffer layer 12 formed on an SiC substrate 10; an n-AlGaN electron supplying layer 16 formed on the i-GaN buffer layer 12; an n-GaN cap layer 18 formed on the n-AlGaN electron supplying layer 16; a source electrode 20 and a drain electrode 22 formed on the n-GaN cap layer 18; a gate electrode 26 formed on the n-GaN cap layer 18 between the source electrode 20 and the drain electrode 22; a first protection layer 24 formed on the n-GaN cap layer 18 between the source electrode 20 and the drain electrode 22; and a second protection layer 30 buried in an opening 28 formed in the first protection layer 24 between the gate electrode 26 and the drain electrode 22 down to the n-GaN cap layer 18 and formed of an insulation film different from the first protection layer.Type: GrantFiled: December 22, 2010Date of Patent: February 25, 2014Assignee: Fujitsu LimitedInventor: Toshihide Kikkawa
-
Publication number: 20140048850Abstract: According to example embodiments, a semiconductor device may include a high electron mobility transistor (HEMT) on a first region of a substrate, and a diode on a second region of the substrate. The HEMT may be electrically connected to the diode. The HEMT and the diode may be formed on an upper surface of the substrate such as to be spaced apart from each other in a horizontal direction. The HEMT may include a semiconductor layer. The diode may be formed on another portion of the substrate on which the semiconductor layer is not formed. The HEMT and the diode may be cascode-connected to each other.Type: ApplicationFiled: March 8, 2013Publication date: February 20, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Woo-chul JEON, Young-hwan PARK, Ki-yeol PARK, Jai-kwang SHIN, Jae-joo OH, Jong-bong HA
-
Patent number: 8653558Abstract: In some embodiments, a metal insulator semiconductor heterostructure field effect transistor (MISHFET) is disclosed that has a source, a drain, an insulation layer, a gate dielectric, and a gate. The source and drain are on opposing sides of a channel region of a channel layer. The channel region is an upper portion of the channel layer. The channel layer comprises gallium nitride. The insulation layer is over the channel layer and has a first portion and a second portion. The first portion is nearer the drain than the source and has a first thickness. The second portion is nearer the source than drain and has the first thickness. The insulation layer has an opening through the insulation layer. The opening is between the first portion and the second portion.Type: GrantFiled: October 14, 2011Date of Patent: February 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Jenn Hwa Huang, Weixiao Huang
-
Patent number: 8653559Abstract: A field effect transistor (FET) includes source and drain electrodes, a channel layer, a barrier layer over the channel layer, a passivation layer covering the barrier layer for passivating the barrier layer, a gate electrode extending through the barrier layer and the passivation layer, and a gate dielectric surrounding a portion of the gate electrode that extends through the barrier layer and the passivation layer, wherein the passivation layer is a first material and the gate dielectric is a second material, and the first material is different than the second material.Type: GrantFiled: June 29, 2011Date of Patent: February 18, 2014Assignee: HRL Laboratories, LLCInventors: Andrea Corrion, Karim S. Boutros, Mary Y. Chen, Samuel J. Kim, Rongming Chu, Shawn D. Burnham
-
Publication number: 20140042446Abstract: A high electron mobility transistor (HEMT) includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer and is different from the first III-V compound layer in composition. A source feature and a drain feature are in contact with the second III-V compound layer. A n-type doped region underlies each source feature and drain feature in the second III-V compound layer. A p-type doped region underlies each n-type doped region in the first III-V compound layer. A gate electrode is disposed over a portion of the second III-V compound layer between the source feature and the drain feature.Type: ApplicationFiled: August 9, 2012Publication date: February 13, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hao Chiang, Han-Chin Chiu, Po-Chun Liu, Chi-Ming Chen, Chung-Yi Yu
-
Publication number: 20140042455Abstract: A field effect transistor device is provided by the invention. The field effect transistor device includes: a substrate; a buffer layer, a channel layer, and a first barrier layer sequentially disposed on the substrate; a two-dimensional electron gas controlling layer disposed on the first barrier layer; a second barrier layer disposed on the two-dimensional electron gas controlling layer, wherein the second barrier layer has a recess passing through the second barrier layer; and a gate electrode filled into the recess and separated from the second barrier layer and the two-dimensional electron gas controlling layer by an insulating layer.Type: ApplicationFiled: August 8, 2013Publication date: February 13, 2014Applicants: Delta Electronics, Inc., National Central UniversityInventors: Jen-Inn CHYI, Hui-Ling LIN, Geng-Yen LEE, Shih-Peng CHEN
-
Patent number: 8648354Abstract: Electronic field effect devices, and methods of manufacture of these electronic field effect devices are disclosed. In particular, there is disclosed an electronic field effect device which has improved electrical properties due to the formation of a highly mobile two-dimensional charge-carrier gas in a simple structure formed from diamond in combination with polar materials.Type: GrantFiled: December 20, 2012Date of Patent: February 11, 2014Assignee: Diamond Microwave Devices LimitedInventors: Christopher John Howard Wort, Geoffrey Alan Scarsbrook, Ian Friel, Richard Stuart Balmer
-
Patent number: 8648390Abstract: High electron mobility transistors and fabrication processes are presented in which a barrier material layer of uniform thickness is provided for threshold voltage control under an enhanced channel charge inducing material layer (ECCIML) in source and drain regions with the ECCIML layer removed in the gate region.Type: GrantFiled: February 25, 2013Date of Patent: February 11, 2014Assignee: The United States of America as represented by the Secretary of the NavyInventors: Francis J. Kub, Karl D. Hobart, Charles R. Eddy, Jr., Michael A. Mastro, Travis Anderson
-
Publication number: 20140034959Abstract: A III-nitride heterojunction power semiconductor device that includes a passivation body with a gate well having a top mouth that is wider than the bottom mouth thereof, and a method of fabrication for the same.Type: ApplicationFiled: August 13, 2013Publication date: February 6, 2014Applicant: International Rectifier CorporationInventors: Michael A. Briere, Paul Bridger, Jianjun Cao
-
Publication number: 20140034962Abstract: A tunnel transistor includes a first compound semiconductor, a second compound semiconductor on the first compound semiconductor, and a third compound semiconductor on the second compound semiconductor. A source extends through the second compound semiconductor into the first compound semiconductor. A drain spaced apart from the source extends through the third compound semiconductor into the second compound semiconductor. A first two-dimensional charge carrier gas extends in the first compound semiconductor from the source toward the drain and ends prior to reaching the drain. A second two-dimensional charge carrier gas extends in the second compound semiconductor from the drain toward the source and ends prior to reaching the source. A gate is over the first and second two-dimensional charge carrier gases. A corresponding method of manufacturing the tunnel transistor is also provided.Type: ApplicationFiled: October 11, 2013Publication date: February 6, 2014Inventors: Gilberto Curatola, Oliver Häberlen
-
Publication number: 20140038372Abstract: Two layers of protection films are formed such that a sheet resistance at a portion directly below the protection film is higher than that at a portion directly below the protection film. The protection films are formed, for example, of SiN film, as insulating films. The protection film is formed to be higher, for instance, in hydrogen concentration than the protection film so that the protection film is higher in refractive index the protection film. The protection film is formed to cover a gate electrode and extend to the vicinity of the gate electrode on an electron supplying layer. The protection film is formed on the entire surface to cover the protection film. According to this configuration, the gate leakage is significantly reduced by a relatively simple configuration to realize a highly-reliable compound semiconductor device achieving high voltage operation, high withstand voltage, and high output.Type: ApplicationFiled: October 10, 2013Publication date: February 6, 2014Applicant: FUJITSU LIMITEDInventors: Masahito Kanamura, Kozo Makiyama
-
Patent number: 8643062Abstract: A III-N device is described with a III-N layer, an electrode thereon, a passivation layer adjacent the III-N layer and electrode, a thick insulating layer adjacent the passivation layer and electrode, a high thermal conductivity carrier capable of transferring substantial heat away from the III-N device, and a bonding layer between the thick insulating layer and the carrier. The bonding layer attaches the thick insulating layer to the carrier. The thick insulating layer can have a precisely controlled thickness and be thermally conductive.Type: GrantFiled: February 2, 2011Date of Patent: February 4, 2014Assignee: Transphorm Inc.Inventors: Primit Parikh, Yuvaraj Dora, Yifeng Wu, Umesh Mishra, Nicholas Fichtenbaum, Rakesh K. Lal
-
Publication number: 20140030858Abstract: A III-nitride switch includes a recessed gate contact to produce a nominally off, or an enhancement mode, device. By providing a recessed gate contact, a conduction channel formed at the interface of two III-nitride materials is interrupted when the gate electrode is inactive to prevent current flow in the device. The gate electrode can be a schottky contact or an insulated metal contact. Two gate electrodes can be provided to form a bi-directional switch with nominally off characteristics. The recesses formed with the gate electrode can have sloped sides. The gate electrodes can be formed in a number of geometries in conjunction with current carrying electrodes of the device.Type: ApplicationFiled: September 26, 2013Publication date: January 30, 2014Applicant: International Rectifier CorporationInventor: Robert Beach
-
Patent number: 8637903Abstract: An AlN layer (2), a GaN buffer layer (3), a non-doped AlGaN layer (4a), an n-type AlGaN layer (4b), an n-type GaN layer (5), a non-doped AlN layer (6) and an SiN layer (7) are sequentially formed on an SiC substrate (1). At least three openings are formed in the non-doped AlN layer (6) and the SiN layer (7), and a source electrode (8a), a drain electrode (8b) and a gate electrode (19) are evaporated in these openings.Type: GrantFiled: July 19, 2011Date of Patent: January 28, 2014Assignee: Fujitsu LimitedInventor: Toshihide Kikkawa
-
Patent number: 8637905Abstract: The invention relates to a semiconductor device and a fabrication method thereof. A semiconductor device according to an aspect of the invention comprising: a semiconductor layer on a substrate; an isolation layer on the semiconductor layer; a source and a drain which are in contact with the semiconductor layer, each of the source and the drain comprises multiple fingers, and the multiple fingers of the source intersect the multiple fingers of the drain; and a gate on the isolation layer, the gate is located between the source and the drain and comprises a closed ring structure which encircles the multiple fingers of the source and the drain.Type: GrantFiled: August 18, 2010Date of Patent: January 28, 2014Assignee: Dynax Semiconductor, Inc.Inventor: Naiqian Zhang
-
Publication number: 20140021480Abstract: A HEMT according to example embodiments may include a first semiconductor layer, a second semiconductor layer configured to induce a 2-dimensional electron gas (2DEG) in the second semiconductor layer, an insulating mask layer on the second semiconductor layer, a depletion forming layer on one of a portion of the first semiconductor layer and a portion of the second semiconductor layer that is exposed by an opening defined by the insulating mask layer, a gate on the depletion forming layer, and a source and a drain on at least one of the first semiconductor layer and the second semiconductor layer. The source and drain may be spaced apart from the gate. The depleting forming layer may be configured to form a depletion region in the 2DEG.Type: ApplicationFiled: March 13, 2013Publication date: January 23, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Woo-chul JEON
-
Publication number: 20140021510Abstract: A higher electron mobility transistor (HEMT) and a method of manufacturing the same are disclosed. According to example embodiments, the HEMT may include a channel supply layer on a channel layer, a source electrode and a drain electrode that are on at least one of the channel layer and the channel supply layer, a gate electrode between the source electrode and the drain electrode, and a source pad and a drain pad. The source pad and a drain pad electrically contact the source electrode and the drain electrode, respectively. At least a portion of at least one of the source pad and the drain pad extends into a corresponding one of the source electrode and drain electrode that the at least one of the source pad and the drain pad is in electrical contact therewith.Type: ApplicationFiled: January 29, 2013Publication date: January 23, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Woo-chul JEON, Ki-yeol PARK, Young-hwan PARK, Jai-kwang SHIN, Jae-joon OH, Hyuk-soon CHOI, Jong-bong HA
-
Publication number: 20140021511Abstract: A high electron mobility transistor (HEMT) according to example embodiments includes a channel layer, a channel supply layer on the channel layer, a source electrode and a drain electrode on at least one of the channel layer and the channel supply layer, a gate electrode between the source electrode and the drain electrode, and a Schottky electrode forming a Schottky contact with the channel supply layer. An upper surface of the channel supply layer may define a Schottky electrode accommodation unit. At least part of the Schottky electrode may be in the Schottky electrode accommodation unit. The Schottky electrode is electrically connected to the source electrode.Type: ApplicationFiled: March 14, 2013Publication date: January 23, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Woo-chul JEON, Kyoung-yeon KIM, Jong-seob KIM, Joon-yong KIM, Ki-yeol PARK, Young-hwan PARK, Jai-kwang SHIN, Jae-joon OH, Hyuk-soon CHOI, Jong-bong HA, Sun-kyu HWANG, In-jun HWANG
-
Publication number: 20140021513Abstract: A compound semiconductor device includes a substrate; a compound semiconductor layer formed on the substrate; a first insulating film formed on the compound semiconductor layer; a second insulating film formed on the first insulating film; and a gate electrode, a source electrode, and a drain electrode, each being formed on the compound semiconductor layer, wherein the gate electrode is formed of a first opening filled with a first conductive material via at least a gate insulator, and the first opening is formed in the first insulating film and configured to partially expose the compound semiconductor layer, and wherein the source electrode and the drain electrode are formed of a pair of second openings filled with at least a second conductive material, and the second openings are formed in at least the second insulating film and the first insulating film and configured to partially expose the compound semiconductor layer.Type: ApplicationFiled: September 23, 2013Publication date: January 23, 2014Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Shinichi AKIYAMA, Kenji NUKUI, Mutsumi KATOU, Yoshitaka WATANABE, Tetsuya ITOU, Yoichi FUJISAWA, Toshiya SATO, Tsutomu HOSODA, Yuuichi SATOU
-
Patent number: 8633494Abstract: A semiconductor device includes a buffer layer that is disposed over a substrate, a high-resistance layer that is disposed over the buffer layer, the high-resistance layer being doped with a transition metal for achieving high resistance, a low-resistance region that is disposed in a portion of the high-resistance layer or over the high-resistance layer, the low-resistance region being doped with an impurity element for achieving low resistance, an electron travel layer that is disposed over the high-resistance layer including the low-resistance region, an electron supply layer that is disposed over the electron travel layer, a gate electrode that is disposed over the electron supply layer, and a source electrode and a drain electrode that are disposed over the electron supply layer.Type: GrantFiled: July 19, 2012Date of Patent: January 21, 2014Assignee: Fujitsu LimitedInventors: Masato Nishimori, Toshihide Kikkawa
-
Publication number: 20140016360Abstract: A compound semiconductor device includes: a compound semiconductor layer; a protective insulating film that covers a top of the compound semiconductor layer; and a gate electrode formed on the protective insulating film, wherein the protective insulating film has a first trench and a second trench which is formed side by side with the first trench and in which the protective insulating film remains with only a predetermined thickness on the compound semiconductor layer, and wherein the gate electrode fills the first trench, and one end of the gate electrode is away from the first trench and located at least in the second trench.Type: ApplicationFiled: July 1, 2013Publication date: January 16, 2014Inventors: Kozo Makiyama, NAOYA OKAMOTO, Toshihide Kikkawa
-
Patent number: 8629012Abstract: An integrated circuit structure includes a substrate and a first and a second plurality of III-V semiconductor layers. The first plurality of III-V semiconductor layers includes a first bottom barrier over the substrate; a first channel layer over the first bottom barrier; and a first top barrier over the first channel layer. A first field-effect transistor (FET) includes a first channel region, which includes a portion of the first channel layer. The second plurality of III-V semiconductor layers is over the first plurality of III-V semiconductor layers and includes a second bottom barrier; a second channel layer over the second bottom barrier; and a second top barrier over the second channel layer. A second FET includes a second channel region, which includes a portion of the second channel layer.Type: GrantFiled: August 27, 2012Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Heng-Kuang Lin, Pei-Chin Chiu, Jen-Inn Chyi, Han-Chieh Ho, Clement Hsingjen Wann, Chih-Hsin Ko, Cheng-Hsien Wu
-
Patent number: 8629454Abstract: A semiconductor device includes: a nitride semiconductor layer; a source electrode, a gate electrode and a drain electrode; an insulating layer covering at least the gate electrode and a part of the nitride semiconductor layer; and a field plate on the insulating layer, a width of a region of the field plate between an edge of the field plate of a side of the drain electrode and an edge of the side face of the insulating layer covering a side face of the gate electrode of a side of the drain electrode being 0.1 ?m or more, a distance between an edge of the field plate and an edge of the drain electrode in a contact face between the nitride semiconductor layer and the drain electrode being 3.5 ?m or more, an operating frequency of the semiconductor device being 4 GHz or less.Type: GrantFiled: June 4, 2012Date of Patent: January 14, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventor: Fumikazu Yamaki
-
Publication number: 20140004669Abstract: A method for producing a semiconductor device, includes forming a first carrier transport layer including a Group III nitride semiconductor, forming a mask on a region of the first carrier transport layer, selectively re-growing a second carrier transport layer on an unmasked region of the first carrier transport layer, the second carrier transport layer including a Group III nitride semiconductor, and selectively growing a carrier supply layer on the second carrier transport layer, the carrier supply layer including a Group III nitride semiconductor having a bandgap different from that of the Group III nitride semiconductor of the second carrier transport layer.Type: ApplicationFiled: August 27, 2013Publication date: January 2, 2014Applicant: TOYODA GOSEI CO., LTDInventor: Toru OKA
-
Publication number: 20140004668Abstract: A substrate product is disposed in a growth furnace at time t0, and the substrate temperature is then raised to 950° C. At time t3 after the substrate temperature is sufficiently stable, trimethyl gallium and ammonia are supplied to the growth furnace, to grow an i-GaN film. The substrate temperature reaches 1080° C. at time t5. At time t6 after the substrate temperature is sufficiently stable, trimethyl gallium, trimethyl aluminum and ammonia are supplied to the growth furnace, to grow an i-AlGaN film. Supply of trimethyl gallium and trimethyl aluminum is stopped at time t7 to discontinue film deposition. Quickly thereafter, supply of ammonia and hydrogen to the growth furnace is stopped and supply of nitrogen is initiated, to change the atmosphere of ammonia and hydrogen in a growth furnace chamber to a nitrogen atmosphere. After formation of the nitrogen atmosphere, the substrate temperature starts being lowered at time t8.Type: ApplicationFiled: April 5, 2011Publication date: January 2, 2014Applicant: Sumitomo Electric Industries, Ltd.Inventors: Yu Saitoh, Masaya Okada, Makoto Kiyama
-
Publication number: 20140001516Abstract: A semiconductor structure includes a high mobility semiconductor, an interfacial oxide layer, a high dielectric constant (high-k) layer, a stack, a gate electrode, and a gate dielectric. The stack comprises a lower metal layer, a scavenging metal layer comprising a scavenging metal, and an upper metal layer formed on the scavenging metal layer. A Gibbs free energy change of a chemical reaction, in which an atom constituting the high mobility semiconductor layer that directly contacts the interfacial oxide layer combines with a metal oxide material comprising the scavenging metal and oxygen to form the scavenging metal in elemental form and oxide of the atom constituting the high mobility semiconductor layer that directly contacts the interfacial oxide layer, is positive.Type: ApplicationFiled: September 13, 2012Publication date: January 2, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Takashi ANDO, Martin M. FRANK, Vijay NARAYANAN
-
Publication number: 20140001478Abstract: Embodiments of the present disclosure describe apparatuses, methods, and systems of an integrated circuit (IC) device. The IC device may include a buffer layer disposed on a substrate, the buffer layer including gallium (Ga) and nitrogen (N), a barrier layer disposed on the buffer layer, the barrier layer including aluminum (Al) and nitrogen (N), a regrown structure disposed in and epitaxially coupled with the barrier layer, the regrown structure including nitrogen (N) and at least one of aluminum (Al) or gallium (Ga) and being epitaxially deposited at a temperature less than or equal to 600° C., and a gate terminal disposed in the barrier layer, wherein the regrown structure is disposed between the gate terminal and the buffer layer. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 27, 2012Publication date: January 2, 2014Applicant: TRIQUINT SEMICONDUCTOR, INC.Inventors: Paul Saunier, Edward A. Beam, III
-
Patent number: 8617945Abstract: A stacking fault and twin blocking barrier for forming a III-V device layer on a silicon substrate and the method of manufacture is described. Embodiments of the present invention enable III-V InSb device layers with defect densities below 1×108 cm?2 to be formed on silicon substrates. In an embodiment of the present invention, a buffer layer is positioned between a III-V device layer and a silicon substrate to glide dislocations. In an embodiment of the present invention, GaSb buffer layer is selected on the basis of lattice constant, band gap, and melting point to prevent many lattice defects from propagating out of the buffer into the III-V device layer. In a specific embodiment, a III-V InSb device layer is formed directly on the GaSb buffer.Type: GrantFiled: February 3, 2012Date of Patent: December 31, 2013Assignee: Intel CorporationInventors: Mantu K. Hudait, Mohamad A. Shaheen, Loren A. Chow, Peter G. Tolchinsky, Joel M. Fastenau, Dmitri Loubychev, Amy W. K. Liu
-
Patent number: 8618578Abstract: A field effect transistor includes a nitride-based semiconductor multi-layer structure, a source electrode (108), a drain electrode (109), a protective film (110), and a gate electrode (112) that is provided in a recess structure, which is formed by etching, directly or with a gate insulating film interposed therebetween. The nitride-based semiconductor multi-layer structure includes at least a base layer (103) made of AlXGa1-XN (0?1), a channel layer (104) made of GaN or InGaN, a first electron supply layer (105), which is an undoped or n-type AlYGa1-YN layer, a threshold value control layer (106), which is an undoped AlZGa1-ZN layer, and a second electron supply layer (107), which is an undoped or n-type AlWGa1-WN layer, epitaxially grown in this order on a substrate (101) with a buffer layer (102) interposed therebetween. The Al composition of each layer in the nitride-based semiconductor multi-layer structure satisfies 0<X?Y?1 and 0<Z?Y?1.Type: GrantFiled: February 3, 2010Date of Patent: December 31, 2013Assignee: Renesas Electronics CorporationInventors: Kazuki Ota, Yasuhiro Okamoto, Hironobu Miyamoto
-
Publication number: 20130341635Abstract: An epitaxial structure and a high electron mobility transistor (HEMT) employing the epitaxial structure includes a first spacer layer over a channel layer, a first barrier layer over the first spacer layer, and a second spacer layer over the first barrier layer.Type: ApplicationFiled: June 7, 2013Publication date: December 26, 2013Inventors: Yu Cao, Oleg Laboutin, Wayne Johnson
-
Publication number: 20130341640Abstract: According to an embodiment, a semiconductor device includes a semiconductor, a source electrode, a drain electrode, an insulating layer and a gate electrode. The semiconductor layer includes an GaN layer and a AlGaN layer provided on the GaN layer. The source electrode and the drain electrode are provided on the semiconductor layer. The insulating layer is provided on the semiconductor layer between the source electrode and the drain electrode. The gate electrode includes a penetrating portion and a gate field plate, the penetrating portion being in contact with the semiconductor layer through the insulating layer and containing platinum in contact with the semiconductor layer, the gate field plate being in contact with an upper face of the insulating layer with a contact length of not less than 0.1 micrometers and not more than 0.3 micrometers and containing platinum in contact with the upper surface.Type: ApplicationFiled: December 27, 2012Publication date: December 26, 2013Inventor: Hiroyuki Sakurai
-
Publication number: 20130341632Abstract: A diode and a method of making same has a cathode an anode and one or more semiconductor layers disposed between the cathode and the anode. A dielectric layer is disposed between at least one of the one or more semiconductor layers and at least one of the cathode or anode, the dielectric layer having one or more openings or trenches formed therein through which the at least one of said cathode or anode projects into the at least one of the one or more semiconductor layers, wherein a ratio of a total surface area of the one or more openings or trenches formed in the dielectric layer at the at least one of the one or more semiconductor layers to a total surface area of the dielectric layer at the at least one of the one or more semiconductor layers is no greater than 0.25.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: HRL LABORATORIES, LLCInventor: Rongming Chu
-
Patent number: 8614460Abstract: A semiconductor device and a fabrication method of the semiconductor device, the semiconductor device including: a substrate; a nitride based compound semiconductor layer placed on the substrate and doped with a first transition metal atom; an aluminum gallium nitride layer (AlxGa1-xN) (where 0.1<=x<=1) placed on the nitride based compound semiconductor layer; a nitride based compound semiconductor layer placed on the aluminum gallium nitride layer (AlxGa1-xN) (where 0.1<=x<=1) and doped with a second transition metal atom; an aluminum gallium nitride layer (AlyGa1-yN) (where 0.1<=y<=1) placed on the nitride based compound semiconductor layer doped with the second transition metal atom; and a gate electrode, a source electrode, and a drain electrode which are placed on the aluminum gallium nitride layer (AlyGa1-yN) (where 0.1<=y<=1).Type: GrantFiled: January 30, 2012Date of Patent: December 24, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Keiichi Matsushita
-
Publication number: 20130337619Abstract: A compound semiconductor device includes: a compound semiconductor region having a surface in which a step is formed; a first electrode formed so as to overlie the upper surface of the step, the upper surface being a non-polar face; and a second electrode formed along a side surface of the step so as to be spaced apart from the first electrode in a vertical direction, the side surface being a polar face.Type: ApplicationFiled: April 23, 2013Publication date: December 19, 2013Applicant: FUJITSU LIMITEDInventor: LEI ZHU
-
Publication number: 20130334573Abstract: A transistor device includes a semiconductor heterostructure including a plurality of alternating two-dimensional electron gasses (2DEGs) and two-dimensional hole gasses (2DHGs) extending in parallel at different depths in the semiconductor heterostructure. The 2DEGs form current channels of the transistor device. The transistor device further includes a source extending into the semiconductor heterostructure in contact with the 2DEGs at a first end of the current channels, and a drain extending into the semiconductor heterostructure in contact with the 2DEGs at an opposing second end of the current channels. The transistor device also includes a plurality of spaced apart gate structures extending into the semiconductor heterostructure and including an electrically conductive material separated from the surrounding semiconductor heterostructure by an insulating material.Type: ApplicationFiled: June 18, 2012Publication date: December 19, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Clemens Ostermaier, Gerhard Prechtl, Oliver Haeberlen, Hans Peter Felsl
-
Publication number: 20130334540Abstract: A first electrode, an intrinsic first compound semiconductor layer over the first electrode, a second compound semiconductor layer whose band gap is smaller than that of the first compound semiconductor layer on the first compound semiconductor layer, and a second electrode over the second compound semiconductor layer are provided.Type: ApplicationFiled: August 21, 2013Publication date: December 19, 2013Applicant: FUJITSU LIMITEDInventor: Tadahiro Imada
-
Patent number: 8610172Abstract: Techniques for employing different channel materials within the same CMOS circuit are provided. In one aspect, a method of fabricating a CMOS circuit includes the following steps. A wafer is provided having a first semiconductor layer on an insulator. STI is used to divide the first semiconductor layer into a first active region and a second active region. The first semiconductor layer is recessed in the first active region. A second semiconductor layer is epitaxially grown on the first semiconductor layer, wherein the second semiconductor layer comprises a material having at least one group III element and at least one group V element. An n-FET is formed in the first active region using the second semiconductor layer as a channel material for the n-FET. A p-FET is formed in the second active region using the first semiconductor layer as a channel material for the p-FET.Type: GrantFiled: December 15, 2011Date of Patent: December 17, 2013Assignee: International Business Machines CorporationInventors: Dechao Guo, Shu-Jen Han, Edward William Kiewra, Kuen-Ting Shiu
-
Publication number: 20130330888Abstract: Methods and apparatuses are disclosed for providing heterostructure field effect transistors (HFETs) with high-quality gate dielectric and field plate dielectric. The gate dielectric and field plate dielectric are in situ deposited on a semiconductor surface. The location of the gate electrode may be defined by etching a first pattern in the field plate dielectric and using the gate dielectric as an etch-stop. Alternatively, an additional etch-stop layer may be in situ deposited between the gate dielectric and the field plate dielectric. After etching the first pattern, a conductive material may be deposited and patterned to define the gate electrode. Source and drain electrodes that electrically contact the semiconductor surface are formed on opposite sides of the gate electrode.Type: ApplicationFiled: August 9, 2013Publication date: December 12, 2013Applicant: POWER INTEGRATIONS, INC.Inventors: John P. EDWARDS, Linlin LIU