Having Heterojunction (e.g., Hemt, Modfet, Etc.) Patents (Class 438/172)
-
Patent number: 8546206Abstract: A III-nitride switch includes a recessed gate contact to produce a nominally off, or an enhancement mode, device. By providing a recessed gate contact, a conduction channel formed at the interface of two III-nitride materials is interrupted when the gate electrode is inactive to prevent current flow in the device. The gate electrode can be a schottky contact or an insulated metal contact. Two gate electrodes can be provided to form a bi-directional switch with nominally off characteristics. The recesses formed with the gate electrode can have sloped sides. The gate electrodes can be formed in a number of geometries in conjunction with current carrying electrodes of the device.Type: GrantFiled: July 21, 2011Date of Patent: October 1, 2013Assignee: International Rectifier CorporationInventor: Robert Beach
-
Patent number: 8546207Abstract: The invention describes a method for fabricating silicon semiconductor wafers with the layer structures from III-V semiconductor layers for the integration of HEMTs based on semiconductor III-V layers with silicon components. SOI silicon semiconductor wafers are used, the active semiconductor layer of which has the III-V semiconductor layers (24) of the HEMT design (2) placed on it stretching over two mutually insulated regions (24a, 24b) of the active silicon layer. An appropriate layer arrangement is likewise disclosed.Type: GrantFiled: November 2, 2010Date of Patent: October 1, 2013Assignee: X-FAB Semiconductor Foundries AGInventors: Gabriel Kittler, Ralf Lerner
-
Patent number: 8546852Abstract: A semiconductor device includes: substrate region; a gate electrode, a source electrode, and a drain electrode which are placed on a first surface of the substrate regions; an active area between gate and source placed between the gate electrode and the source electrode; an active area between gate and drain placed between the gate electrode and the drain electrode; an active area placed on the substrate region of the underneath part of the gate electrode, the source electrode, and the drain electrode; and a non-active area placed adjoining the active area, the active area between gate and source, and the active area between gate and drain. Furthermore, width WA1 of the active area between gate and source is wider than width WA2 of the active area between gate and drain. Channel resistance of an active area between source and gate placed between a gate electrode and a source electrode is reduced, and high-frequency performance is provided.Type: GrantFiled: October 28, 2008Date of Patent: October 1, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 8546848Abstract: A nitride semiconductor device includes: a main semiconductor region comprising a first nitride semiconductor layer having a first band gap, and a second nitride semiconductor layer having a second band gap larger than the first band gap, a heterojunction being formed between the first nitride semiconductor layer and a the second nitride semiconductor layer such that two-dimensional electron gas layer can be caused inside the first nitride semiconductor layer based on the heterojunction; a source electrode formed on the main semiconductor region; a drain electrode formed on the main semiconductor region and separated from the source electrode; a third nitride semiconductor layer formed on the first nitride semiconductor layer and between the source electrode and the drain electrode; and a gate electrode formed on the third nitride semiconductor layer. The third nitride semiconductor layer has a third band gap smaller than the first band gap.Type: GrantFiled: October 14, 2009Date of Patent: October 1, 2013Assignee: Sanken Electric Co., Ltd.Inventor: Ken Sato
-
Publication number: 20130248873Abstract: According to one embodiment, a nitride semiconductor device includes a substrate; semiconductor stacked layers including a nitride semiconductor provided on the substrate, and having a buffer layer, a carrier running layer provided on the buffer layer, and a barrier layer provided on the carrier running layer; a source electrode and a drain electrode provided on the semiconductor stacked layers and in contact with the semiconductor stacked layers; and a gate electrode provided on the semiconductor stacked layers and provided between the source electrode and the drain electrode. The gate electrode has a stacked structure, and a gate metal layer, a barrier metal layer, a first interconnection layer, and a second interconnection layer including Al are sequentially stacked from a side of a surface of the semiconductor stacked layers in the stacked structure.Type: ApplicationFiled: March 11, 2013Publication date: September 26, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Masahiko KURAGUCHI, Akira Yoshioka, Yoshiharu Takada
-
Publication number: 20130252386Abstract: A III-Nitride field-effect transistor, specifically a HEMT, comprises a channel layer, a barrier layer on the channel layer, an etch stop layer on the cap layer, a dielectric layer on the etch stop layer, a gate recess that extends to the barrier layer, and a gate contact in the gate recess. The etch stop layer may reduce damage associated with forming the recessed gate by not exposing the barrier layer to dry etching. The etch stop layer in the recess is removed and the remaining etch stop layer serves as a passivation layer.Type: ApplicationFiled: May 13, 2013Publication date: September 26, 2013Applicant: Cree, Inc.Inventors: Scott T. Sheppard, Andrew K. Mackenzie, Scott T. Allen, Richard P. Smith
-
Publication number: 20130248932Abstract: A method of manufacturing a semiconductor device includes grinding a back side of a substrate; and forming a nitride semiconductor layer on a front side of the substrate after the grinding. Compressive stress is generated in the nitride semiconductor layer that is formed.Type: ApplicationFiled: December 21, 2012Publication date: September 26, 2013Inventor: Shuichi TOMABECHI
-
Publication number: 20130240838Abstract: Embodiments of the present disclosure describe structures and techniques to increase carrier injection velocity for integrated circuit devices. An integrated circuit device includes a semiconductor substrate, a first barrier film coupled with the semiconductor substrate, a quantum well channel coupled to the first barrier film, the quantum well channel comprising a first material having a first bandgap energy, and a source structure coupled to launch mobile charge carriers into the quantum well channel, the source structure comprising a second material having a second bandgap energy, wherein the second bandgap energy is greater than the first bandgap energy. Other embodiments may be described and/or claimed.Type: ApplicationFiled: April 29, 2013Publication date: September 19, 2013Inventors: Marko Radosavljevic, Benjamin Chu-Kung, Gilbert Dewey, Niloy Mukherjee
-
Publication number: 20130240897Abstract: A semiconductor device includes a first semiconductor layer formed over a substrate; a second semiconductor layer formed over the first semiconductor layer; electrodes formed over the second semiconductor layer; and a third semiconductor layer formed on the second semiconductor layer; wherein the third semiconductor layer is formed so as to surround each element, in which the electrodes are formed, and wherein the third semiconductor layer is a semiconductor layer of a conductivity type whose polarity is opposite to that of carriers produced in the first semiconductor layer.Type: ApplicationFiled: February 4, 2013Publication date: September 19, 2013Applicant: FUJITSU LIMITEDInventor: Tadahiro IMADA
-
Publication number: 20130240952Abstract: The present disclosure provides a semiconductor device. The semiconductor device includes a silicon substrate. A first III-V compound layer is disposed over the silicon substrate. A second III-V compound layer is disposed over the first III-V compound layer. The semiconductor device includes a transistor disposed over the first III-V compound layer and partially in the second III-V compound layer. The semiconductor device includes a diode disposed in the silicon substrate. The semiconductor device includes a via coupled to the diode and extending through at least the first III-V compound layer. The via is electrically coupled to the transistor or disposed adjacent to the transistor.Type: ApplicationFiled: March 13, 2012Publication date: September 19, 2013Applicant: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: King-Yuen Wong, Chun-Wei Hsu, Chen-Ju Yu, Fu-Wei Yoa, Jiun-Lei Jerry Yu, Fu-Chih Yang, Po-Chih Chen
-
Publication number: 20130242618Abstract: The AlGaN/GaN HEMT includes, on an SiC substrate, a laminated compound semiconductor structure and a gate electrode formed on the laminated compound semiconductor structure, wherein a p-type impurity (Mg) and oxygen (O) localize in a lower region of the laminated compound semiconductor structure aligned with the gate electrode, to such a depth as to cause part of a two-dimensional electron gas generated in the laminated compound semiconductor structure to disappear.Type: ApplicationFiled: December 19, 2012Publication date: September 19, 2013Inventor: Atsushi YAMADA
-
Publication number: 20130240894Abstract: An overvoltage protection device for compound semiconductor field effect transistors includes an implanted region disposed in a compound semiconductor material. The implanted region has spatially distributed trap states which cause the implanted region to become electrically conductive at a threshold voltage. A first contact is connected to the implanted region. A second contact spaced apart from the first contact is also connected to the implanted region. The distance between the first and second contacts partly determines the threshold voltage of the overvoltage protection device.Type: ApplicationFiled: March 13, 2012Publication date: September 19, 2013Inventors: Hans Joachim Würfl, Eldad Bahat-Treidel, Chia-Ta Chang, Oliver Hilt, Rimma Zhytnytska
-
Patent number: 8536620Abstract: An integrated circuit including a hetero-interface and a manufacturing method thereof is disclosed. One embodiment includes forming a hetero-structure including a hetero-interface at a junction between a first region and a second region, and, thereafter introducing a material into the first region and at least up to the hetero-interface, wherein a diffusion constant of the material is higher in the first region than in the second region.Type: GrantFiled: September 30, 2008Date of Patent: September 17, 2013Assignee: Qimonda AGInventors: Henning Riechert, Walter Michael Weber
-
Patent number: 8536624Abstract: A III-nitride heterojunction power semiconductor device that includes a passivation body with a gate well having a top mouth that is wider than the bottom mouth thereof, and a method of fabrication for the same.Type: GrantFiled: December 20, 2012Date of Patent: September 17, 2013Assignee: International Rectifier CorporationInventors: Michael A. Briere, Paul Bridger, Jianjun Cao
-
Publication number: 20130234146Abstract: A semiconductor device is disclosed. One embodiment includes a lateral HEMT (High Electron Mobility Transistor) structure with a heterojunction between two differing group III-nitride semiconductor compounds and a layer arranged on the heterojunction. The layer includes a group III-nitride semiconductor compound and at least one barrier to hinder current flow in the layer.Type: ApplicationFiled: March 6, 2012Publication date: September 12, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Gerhard Prechtl
-
Publication number: 20130234207Abstract: According to example embodiments, a high electron mobility transistor (HEMT) includes: stack including a buffer layer, a channel layer containing a two dimensional electron gas (2DEG) channel, and a channel supply layer sequentially stacked on each other, the stack defining a first hole and a second hole that are spaced apart from each other. A first electrode, a second electrode, and third electrode are spaced apart from each other along a first surface of the channel supply layer. A first pad is on the buffer layer and extends through the first hole of the stack to the first electrode. A second pad is on the buffer layer and extends through the second hole of the stack to the second electrode. A third pad is under the stack and electrically connected to the third electrode.Type: ApplicationFiled: December 14, 2012Publication date: September 12, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuk-soon CHOI, Jong-seob KIM, Jai-kwang SHIN, Jae-joon OH, Jong-bong HA, In-jun HWANG
-
Publication number: 20130237021Abstract: A method is disclosed for producing Group III-N field-effect devices, such as HEMT, MOSHFET, MISHFET or MESFET devices, comprising two active layers, e.g. a GaN/AlGaN layer. The method produces an enhancement mode device of this type, i.e. a normally-off device, by providing a passivation layer on the AlGaN layer, etching a hole in the passivation layer and not in the layers underlying the passivation layer, and depositing the gate contact in the hole, while the source and drain are deposited directly on the passivation layer. The characteristics of the active layers and/or of the gate are chosen such that no two-dimensional electron gas layer is present underneath the gate, when a zero voltage is applied to the gate. A device with this behavior is also disclosed.Type: ApplicationFiled: February 27, 2013Publication date: September 12, 2013Applicants: Katholieke Universiteit Leuven, IMECInventors: Joff Derluyn, Steven Boeykens, Marianne Germain, Gustaaf Borghs
-
Patent number: 8530996Abstract: A semiconductor device includes a high-side field-effect transistor including a high-side drain electrode, a high-side gate electrode, and a high-side source electrode; and a first low-side field-effect transistor including a first low-side drain electrode, a first low-side gate electrode and a first low-side source electrode, wherein the high-side source electrode and the first low-side drain electrode are shared as a single source and drain electrode, and the high-side drain electrode, the high-side gate electrode, the source and drain electrode, the first low-side gate electrode and the first low-side source electrode are arranged in this order while being interposed by gaps, respectively.Type: GrantFiled: June 15, 2011Date of Patent: September 10, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Ken Shono
-
Publication number: 20130230951Abstract: A high-power and high-gain ultra-short gate HEMT device has exceptional gain and an exceptionally high breakdown voltage provided by an increased width asymmetric recess for the gate electrode, by a composite channel layer including a thin indium arsenide layer embedded in the indium gallium arsenide channel layer and by double doping through the use of an additional silicon doping spike. The improved transistor has an exceptional 14 dB gain at 110 GHz and exhibits an exceptionally high 3.5-4 V breakdown voltage, thus to provide high gain, high-power and ultra-high frequency in an ultra-short gate device.Type: ApplicationFiled: April 10, 2013Publication date: September 5, 2013Applicant: BAE Systems Information and Electronics Systems Integration inc.Inventor: BAE Systems Information and Electronics Systems Integration Inc.
-
Patent number: 8524550Abstract: A method of manufacturing a semiconductor device, in which a second semiconductor layer of AlxGa1-x-yInyN (wherein x, y, and x+y satisfy x>0, y?0, and x+y?1, respectively) on a first semiconductor layer of GaN by hetero-epitaxial growth using a MOCVD method, the method including the steps of: (a) supplying N source gas and Ga source gas to form the first semiconductor layer; (b) supplying the N source gas without supplying the Ga source gas and Al source gas, after step (a); (c) supplying the N source gas and the Al source gas without supplying the Ga source gas, after step (b); and (d) supplying the N source gas, the Ga source gas and the Al source gas to form the second semiconductor layer, after step (c).Type: GrantFiled: November 30, 2011Date of Patent: September 3, 2013Assignee: Sanken Electric Co., Ltd.Inventor: Ken Sato
-
Patent number: 8525231Abstract: There is provided a semiconductor device and a method of manufacturing the same.Type: GrantFiled: December 10, 2010Date of Patent: September 3, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Ki Yeol Park, Woo Chul Jeon, Young Hwan Park, Jung Hee Lee
-
Patent number: 8525184Abstract: There are provided a semiconductor device that includes a bypass protection unit against surge voltage or the like, achieves good withstand voltage characteristics and low on-resistance (low On-state voltage), has a simple structure, and is used for large-current purpose and a method for producing the semiconductor device. In the present invention, the semiconductor device includes an n+-type GaN substrate 1 having a GaN layer that is in ohmic contact with a supporting substrate, a FET having an n?-type GaN drift layer 2 in a first region R1, and an SBD having an anode electrode in a second region R2, the anode electrode being in Schottky contact with the d?-type GaN drift layer 2. The FET and the SBD are arranged in parallel. A drain electrode D of the FET and a cathode electrode C of the SBD are formed on the back of the n+-type GaN substrate 1.Type: GrantFiled: June 22, 2012Date of Patent: September 3, 2013Assignees: Sumitomo Electric Industries, Ltd., Sumitomo Electric Device Innovations, Inc.Inventors: Masaya Okada, Makato Kiyama, Seiji Yaegashi, Ken Nakata
-
Publication number: 20130221363Abstract: An embodiment of a transistor device includes a compound semiconductor material on a semiconductor carrier and a source region and a drain region spaced apart from each other in the compound semiconductor material with a channel region interposed between the source and drain regions. A Schottky diode is integrated with the semiconductor carrier, and contacts extend from the source and drain regions through the compound semiconductor material. The contacts are in electrical contact with the Schottky diode so that the Schottky diode is connected in parallel between the source and drain regions. In another embodiment, the integrated Schottky diode is formed by a region of doped amorphous silicon or doped polycrystalline silicon disposed in a trench structure on the drain side of the device.Type: ApplicationFiled: February 23, 2012Publication date: August 29, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Häberlen
-
Publication number: 20130221366Abstract: Disclosed herein are embodiments of a normally-off compound semiconductor tunnel field effect transistor having a drive current above 100 mA per mm of gate length and a sub-threshold slope below 60 mV per decade at room temperature, and methods of manufacturing such a normally-off compound semiconductor tunnel transistor. The compound semiconductor tunnel field effect transistor is fast-switching and can be used for high voltage applications e.g. 30V up to 600V and higher.Type: ApplicationFiled: February 28, 2012Publication date: August 29, 2013Applicant: Infineon Technologies Austria AGInventors: Gilberto Curatola, Oliver Häberlen
-
Publication number: 20130221406Abstract: A solution for forming an ohmic contact to a semiconductor layer is provided. A masking material is applied to a set of contact regions on the surface of the semiconductor layer. Subsequently, one or more layers of a device heterostructure are formed on the non-masked region(s) of the semiconductor layer. The ohmic contact can be formed after the one or more layers of the device heterostructure are formed. The ohmic contact formation can be performed at a processing temperature lower than a temperature range within which a quality of a material forming any semiconductor layer in the device heterostructure is damaged.Type: ApplicationFiled: February 22, 2013Publication date: August 29, 2013Applicant: Sensor Electronic Technology, Inc.Inventor: Sensor Electronic Technology, Inc.
-
Publication number: 20130221364Abstract: A semiconductor structure includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer and different from the first III-V compound layer in composition. A carrier channel is located between the first III-V compound layer and the second III-V compound layer. A source feature and a drain feature are disposed on the second III-V compound layer. A gate electrode is disposed over the second III-V compound layer between the source feature and the drain feature. Two slanted field plates are disposed on the two side walls of the combined opening of the opening in a protection layer and the opening in a dielectric cap layer disposed on the second III-V compound layer.Type: ApplicationFiled: February 23, 2012Publication date: August 29, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Ju YU, Fu-Wei YAO, Chun-Wei HSU, Jiun-Lei Jerry YU, Fu-Chih YANG, Chih-Wen HSIUNG
-
Patent number: 8519442Abstract: A semiconductor device includes a first semiconductor layer, a second semiconductor layer, a two-dimensional carrier gas layer, a first main electrode, a second main electrode, a first gate electrode, and a second gate electrode. The first gate electrode is provided between a part of the first main electrode and a part of the second main electrode opposite to the part of the first main electrode. The second gate electrode is provided between another part of the first main electrode and another part of the second main electrode opposite to the another part of the first main electrode with a separation region interposed between the first gate electrode and the second gate electrode. The second gate electrode is controlled independently of the first gate electrode.Type: GrantFiled: October 3, 2011Date of Patent: August 27, 2013Assignee: Sanken Electric Co., Ltd.Inventors: Akio Iwabuchi, Hironori Aoki
-
Patent number: 8518768Abstract: A CMOS device includes a PMOS transistor with a first quantum well structure and an NMOS device with a second quantum well structure. The PMOS and NMOS transistors are formed on a substrate.Type: GrantFiled: April 18, 2012Date of Patent: August 27, 2013Assignee: Intel CorporationInventors: Suman Datta, Mantu K. Hudait, Mark L. Doczy, Jack T. Kavalieros, Majumdar Amian, Justin K. Brask, Been-Yih Jin, Matthew V. Metz, Robert S. Chau
-
Publication number: 20130214283Abstract: There are disclosed herein various implementations of a transistor having a segmented gate region. Such a transistor may include at least one segmentation dielectric segment and two or more gate dielectric segments. The segmentation dielectric segment or segments are thicker than the gate dielectric segments, and is/are situated between the gate dielectric segments. The segmentation dielectric segment or segments cause an increase in the effective gate length so as to improve resistance to punch-through breakdown between a drain electrode and a source electrode of the transistor when the transistor is off.Type: ApplicationFiled: January 25, 2013Publication date: August 22, 2013Applicant: International Rectifier CorporationInventor: International Rectifier Corporation
-
Patent number: 8513705Abstract: Power electronic devices including 2-dimensional electron gas (2DEG) channels and methods of manufacturing the same. A power electronic device includes lower and upper material layers for forming a 2DEG channel, and a gate contacting an upper surface of the upper material layer. A region below the gate of the 2DEG channel is an off region where the density of a 2DEG is reduced or zero. The entire upper material layer may be continuous and may have a uniform thickness. A region of the upper material layer under the gate contains an impurity for reducing or eliminating a lattice constant difference between the lower and upper material layers.Type: GrantFiled: September 3, 2010Date of Patent: August 20, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-seob Kim, Ki-ha Hong, Jae-joon Oh, Hyuk-soon Choi, In-jun Whang, Jai-kwang Shin
-
Patent number: 8513703Abstract: The Si substrate of a group III-N HEMT is formed in layers that define a p-n junction which electrically isolates an upper region of the Si substrate from a lower region of the Si substrate. As a result, the upper region of the Si substrate can electrically float, thereby obtaining a full buffer breakdown voltage, while the lower region of the Si substrate can be attached to a package by way of a conductive epoxy, thereby significantly improving the thermal conductivity of the group III-N HEMT and minimizing undesirable floating-voltage regions.Type: GrantFiled: October 20, 2010Date of Patent: August 20, 2013Assignee: National Semiconductor CorporationInventors: Sandeep Bahl, Constantin Bulucea
-
Publication number: 20130210203Abstract: A compound semiconductor device has a buffer layer formed on a conductive SiC substrate, an AlxGa1-xN layer formed on the buffer layer in which an impurity for reducing carrier concentration from an unintentionally doped donor impurity is added and in which the Al composition x is 0<x<1, a GaN-based carrier transit layer formed on the AlxGa1-xN layer, a carrier supply layer formed on the carrier transit layer, a source electrode and a drain electrode formed on the carrier supply layer, and a gate electrode formed on the carrier supply layer between the source electrode and the drain electrode. Therefore, a GaN-HEMT that is superior in device characteristics can be realized in the case of using a relatively less expensive conductive SiC substrate compared with a semi-insulating SiC substrate.Type: ApplicationFiled: March 12, 2013Publication date: August 15, 2013Applicant: FUJITSU LIMITEDInventor: Fujitsu Limited
-
Publication number: 20130207119Abstract: A low-defect gallium nitride structure including a first gallium nitride layer comprising a plurality of gallium nitride columns etched into the first gallium nitride layer and a first dislocation density; and a second gallium nitride layer that extends over the gallium nitride columns and comprises a second dislocation density, wherein the second dislocation density may be lower than the first dislocation density. In addition, a method for fabricating a gallium nitride semiconductor layer that includes masking an underlying gallium nitride layer with a mask that comprises an array of columns and growing the underlying gallium nitride layer through the columns and onto said mask using metal-organic chemical vapor deposition pendeo-epitaxy to thereby form a pendeo-epitaxial gallium nitride layer coalesced on said mask to form a continuous pendeo-epitaxial monocrystalline gallium nitride semiconductor layer.Type: ApplicationFiled: August 7, 2012Publication date: August 15, 2013Applicant: The Government of the United States as Represented by the Secretary of the ArmyInventors: Tsvetanka S. Zheleva, Pankaj B. Shah, Michael A. Derenge
-
Publication number: 20130200387Abstract: A nitride based heterojunction semiconductor device includes a GaN layer on a substrate, an Al-doped GaN layer on the GaN layer, an AlGaN layer on the Al-doped GaN layer, a source electrode, a gate electrode, and a drain electrode on the AlGaN layer, a first field plate on the AlGaN layer, the first field plate being in contact with the gate electrode, and a second field plate on the AlGaN layer, the second field plate being separated from the first field plate by a distance.Type: ApplicationFiled: February 4, 2013Publication date: August 8, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: SAMSUNG ELECTRONICS CO., LTD.
-
Patent number: 8501566Abstract: A method for fabricating a recessed channel access transistor device is provided. A semiconductor substrate having thereon a recess is provided. A gate dielectric layer is formed in the recess. A gate material layer is then deposited into the recess. A dielectric cap layer is formed on the gate material layer. The dielectric cap layer and the gate material layer are etched to form a gate pattern. A liner layer is then formed on the gate pattern. A spacer is formed on the liner layer on each sidewall of the gate pattern. The liner layer not masked by the spacer is etched to form an undercut recess that exposes a portion of the gate material layer. The spacer is then removed. The exposed portion of the gate material layer in the undercut recess is oxidized to form an insulation block therein.Type: GrantFiled: September 11, 2012Date of Patent: August 6, 2013Assignee: Nanya Technology Corp.Inventors: Chung-Yen Chou, Tieh-Chiang Wu, Hsin-Jung Ho
-
Patent number: 8502273Abstract: The buffer breakdown of a group III-N HEMT on a p-type Si substrate is significantly increased by forming an n-well in the p-type Si substrate to lie directly below the metal drain region of the group III-N HEMT. The n-well forms a p-n junction which becomes reverse biased during breakdown, thereby increasing the buffer breakdown by the reverse-biased breakdown voltage of the p-n junction and allowing the substrate to be grounded. The buffer layer of a group III-N HEMT can also be implanted with n-type and p-type dopants which are aligned with the p-n junction to minimize any leakage currents at the junction between the substrate and the buffer layer.Type: GrantFiled: October 20, 2010Date of Patent: August 6, 2013Assignee: National Semiconductor CorporationInventors: Sandeep Bahl, Constantin Bulucea
-
Patent number: 8501557Abstract: A method of manufacturing a nitride semiconductor device including: forming a nitride semiconductor layer over a substrate wherein the nitride semiconductor layer has a 2DEG channel inside; forming a drain electrode in ohmic contact with the nitride semiconductor layer and a source electrode spaced apart from the drain electrode, in Schottky contact with the nitride semiconductor layer, wherein the source electrode has an ohmic pattern in ohmic contact with the nitride semiconductor layer inside; forming a dielectric layer on the nitride semiconductor layer between the drain electrode and the source electrode and on at least a portion of the source electrode; and forming a gate electrode on the dielectric layer to be spaced apart from the drain electrode, wherein a portion of the gate electrode is formed on the dielectric layer over a drain-side edge portion of the source electrode.Type: GrantFiled: January 30, 2013Date of Patent: August 6, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Woo Chul Jeon, Ki Yeol Park, Young Hwan Park
-
Publication number: 20130193487Abstract: A high electron mobility transistor comprising: an epitaxial substrate comprising a semi-insulating substrate, a buffer layer and a barrier layer sequentially stacked; a first and a second current conducting electrode formed on, and in ohmic contact with, the barrier layer; a control gate and one or more field plate electrode(s) formed on, and in contact with, the barrier layer between the first and second current conducting electrodes; and an electric circuit formed for electrically connecting each field plate electrode to an electric reference potential and comprising at least a rectifying contact and/or an electric resistor, wherein the rectifying contact is formed outside the channel area of the high electron mobility transistor and is distinguished from the rectifying contact formed by the corresponding field plate electrode.Type: ApplicationFiled: August 2, 2011Publication date: August 1, 2013Applicant: SELES ES S.P.A.Inventors: Marco Peroni, Paolo Romanini
-
Publication number: 20130193485Abstract: An embodiment of a compound semiconductor device includes: an electron transit layer; an electron supply layer formed over the electron transit layer; a two-dimensional electron gas suppressing layer formed over the electron supply layer; an insulating film formed over the two-dimensional electron gas suppressing layer and the electron transit layer; and a gate electrode formed over the insulating film. The gate electrode is electrically connected with the two-dimensional electron gas suppressing layer.Type: ApplicationFiled: December 31, 2012Publication date: August 1, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: FUJITSU SEMICONDUCTOR LIMITED
-
Patent number: 8497553Abstract: A semiconductor device includes a first transistor formed on a first element region, and a first protecting element including a second transistor formed on a second element region. A second protecting element ohmic electrode is connected to a first gate electrode, a first protecting element ohmic electrode is connected to a first ohmic electrode, and a first protecting element gate electrode is connected to at least one of the first protecting element ohmic electrode and the second protecting element ohmic electrode. The second element region is smaller in area than the first element region.Type: GrantFiled: October 15, 2010Date of Patent: July 30, 2013Assignee: Panasonic CorporationInventors: Hiroto Yamagiwa, Shingo Hashizume, Ayanori Ikoshi, Manabu Yanagihara, Yasuhiro Uemoto
-
Publication number: 20130189817Abstract: A process of manufacturing a high electron mobility transistor, comprising: providing an epitaxial substrate comprising a semi-insulating substrate, a buffer layer and a barrier layer sequentially stacked; forming a first and second current conducting electrodes formed on, and in ohmic contact with, the barrier layer; and forming a control gate on, and in Schottky contact with, the barrier layer, between the first and second current conducting electrodes. The control gate is formed on the barrier layer by initially forming a lower portion of the control gate, then performing a thermal stabilization and annealing treatment to remove the damage to the crystal lattice of the surface of the semiconductor introduced by the preceding process steps and stabilize the metal-semiconductor interface of the Schottky junction, and finally forming an upper portion of the control gate on, and in electric contact with, the lower portion of the control gate.Type: ApplicationFiled: August 2, 2011Publication date: July 25, 2013Inventors: Marco Peroni, Paolo Romanini
-
Publication number: 20130187197Abstract: Disclosed is a manufacturing method of a high electron mobility transistor. The method includes: forming a source electrode and a drain electrode on a substrate; forming a first insulating film having a first opening on an entire surface of the substrate, the first opening exposing a part of the substrate; forming a second insulating film having a second opening within the first opening, the second opening exposing a part of the substrate; forming a third insulating film having a third opening within the second opening, the third opening exposing a part of the substrate; etching a part of the first insulating film, the second insulating film and the third insulating film so as to expose the source electrode and the drain electrode; and forming a T-gate electrode on a support structure including the first insulating film, the second insulating film and the third insulating film.Type: ApplicationFiled: October 15, 2012Publication date: July 25, 2013Applicant: Electronics and Telecommunications Research InstituteInventor: Electronics and Telecommunications Research In
-
Publication number: 20130181255Abstract: There is provided a vertical GaN-based semiconductor device in which the on-resistance can be decreased while the breakdown voltage characteristics are improved using a p-type GaN barrier layer. The semiconductor device includes a regrown layer 27 including a channel located on a wall surface of an opening 28, a p-type barrier layer 6 whose end face is covered, a source layer 7 that is in contact with the p-type barrier layer, a gate electrode G located on the regrown layer, and a source electrode S located around the opening. In the semiconductor device, the source layer has a superlattice structure that is constituted by a stacked layer including a first layer (a layer) having a lattice constant smaller than that of the p-type barrier layer and a second layer (b layer) having a lattice constant larger than that of the first layer.Type: ApplicationFiled: July 6, 2011Publication date: July 18, 2013Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Makoto Kiyama, Yu Saitoh, Masaya Okada, Seiji Yaegashi, Kazutaka Inoue, Mitsunori Yokoyama
-
Publication number: 20130181226Abstract: There are provided a semiconductor device in which a drain leak current can be reduced in the transistor operation while high vertical breakdown voltage is achieved and a method for producing the semiconductor device. In the semiconductor device, an opening 28 that extends from an n+-type contact layer 8 and reaches an n-type drift layer 4 through a p-type barrier layer 6 is formed. The semiconductor device includes a regrown layer 27 located so as to cover portions of the p-type barrier layer 6 and the like that are exposed to the opening, the regrown layer 27 including an undoped GaN channel layer 22 and a carrier supply layer 26; an insulating layer 9 located so as to cover the regrown layer 27; and a gate electrode G located on the insulating layer 9. In the p-type barrier layer, the Mg concentration A (cm?3)and the hydrogen concentration B (cm?3) satisfy 0.1<B/A<0.9 . . . (1).Type: ApplicationFiled: July 6, 2011Publication date: July 18, 2013Applicant: Sumitomo Electric Industries, Ltd.Inventors: Yu Saitoh, Masaya Okada, Masaki Ueno, Makoto Kiyama
-
Publication number: 20130175539Abstract: According to example embodiments, a high electron mobility transistor (HEMT) includes a channel supply layer and a channel layer. The channel layer may include an effective channel region and a high resistivity region. The effective channel region may be between the high resistivity region and the channel supply layer. The high resistivity region may be a region into which impurities are ion-implanted. According to example embodiments, a method of forming a HEMT includes forming a device unit, including a channel layer and a channel supply layer, on a first substrate; adhering a second substrate to the device unit; removing the first substrate; and forming a high resistivity region by ion-implanting impurities into at least a portion of the channel layer.Type: ApplicationFiled: September 13, 2012Publication date: July 11, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuk-soon CHOI, Jong-seob KIM, Jai-kwang SHIN, Chang-yong UM, Jae-joon OH, Jong-bong HA, Ki-ha HONG, In-jun HWANG
-
Patent number: 8481376Abstract: Methods of fabricating transistor in which a first Group III nitride layer is formed on a substrate in a reactor, and a second Group III nitride layer is formed on the first Group III nitride layer. An insulating layer such as, for example, a silicon nitride layer is formed on the second Group III nitride layer in-situ in the reactor. The substrate including the first Group III nitride layer, the second group III nitride layer and the silicon nitride layer is removed from the reactor, and the silicon nitride layer is patterned to form a first contact hole that exposes a first contact region of the second Group III nitride layer. A metal contact is formed on the first contact region of the second Group III nitride layer.Type: GrantFiled: January 20, 2011Date of Patent: July 9, 2013Assignee: Cree, Inc.Inventors: Adam William Saxler, Scott T. Sheppard
-
Publication number: 20130168686Abstract: A high electron mobility transistor (HEMT) includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer and is different from the first III-V compound layer in composition. A carrier channel is located between the first III-V compound layer and the second III-V compound layer. A source feature and a drain feature are disposed on the second III-V compound layer. Each of the source feature and the drain feature comprises a corresponding intermetallic compound at least partially embedded in the second III-V compound layer. Each intermetallic compound is free of Au and comprises Al, Ti or Cu. A p-type layer is disposed on a portion of the second III-V compound layer between the source feature and the drain feature. A gate electrode is disposed on the p-type layer. A depletion region is disposed in the carrier channel and under the gate electrode.Type: ApplicationFiled: December 28, 2011Publication date: July 4, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Wei HSU, Jiun-Lei Jerry YU, Fu-Wei YAO, Chen-Ju YU, Po-Chih CHEN
-
Publication number: 20130168690Abstract: A first nitride semiconductor layer contains Ga. The first nitride semiconductor layer is, for example, a GaN layer, an AlGaN layer, or an AlInGaN layer. Then, an aluminum oxide layer has tetra-coordinated Al atoms each surrounded by four O atoms and hexa-coordinated Al atoms each surrounded by six O atoms as Al atoms in the interface region with respect to the first nitride semiconductor layer. The interface region is a region apart, for example, by 1.5 nm or less from the interface with respect to the first nitride semiconductor layer. Then, in the interface region, the tetra-coordinated Al atoms are present by 30 at % or more and less than 50 at % based on the total number of Al atoms.Type: ApplicationFiled: January 4, 2013Publication date: July 4, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Renesas Electronics Corporation
-
Publication number: 20130168739Abstract: A vertical semiconductor device in which pinch-off characteristics and breakdown voltage characteristics can be stably improved by fixing the electric potential of a p-type GaN barrier layer with certainty is provided. The semiconductor device includes a GaN-based stacked layer having an opening, a regrown layer including a channel located so as to cover a wall surface of the opening, an n+-type source layer that is in ohmic contact with the source electrode, a p-type GaN barrier layer, and a p+-type GaN-based supplementary layer located between the p-type GaN barrier layer and the n+-type source layer. The p+-type GaN-based supplementary layer and the n+-type source layer form a tunnel junction to fix the electric potential of the p-type GaN barrier layer at a source potential.Type: ApplicationFiled: July 6, 2011Publication date: July 4, 2013Applicant: Sumitomo Electric Industries, Ltd.Inventors: Makoto Kiyama, Yu Saitoh, Masaya Okada, Masaki Ueno, Seiji Yaegashi, Kazutaka Inoue, Mitsunori Yokoyama
-
Publication number: 20130168685Abstract: A high electron mobility transistor (HEMT) includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer and is different from the first III-V compound layer in composition. A carrier channel is located between the first III-V compound layer and the second III-V compound layer. A source feature and a drain feature are disposed on the second III-V compound layer. A p-type layer is disposed on a portion of the second III-V compound layer between the source feature and the drain feature. A gate electrode is disposed on the p-type layer. The gate electrode includes a refractory metal. A depletion region is disposed in the carrier channel and under the gate electrode.Type: ApplicationFiled: December 28, 2011Publication date: July 4, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Wei HSU, Jiun-Lei Jerry YU, Fu-Wei YAO, Chen-Ju YU, Fu-Chih YANG, Chun Lin TSAI