Having Fuse Or Integral Short Patents (Class 438/215)
-
Patent number: 6991971Abstract: A method for fabricating a fuse for a semiconductor device. The method including: providing a substrate; forming a first dielectric layer on a top surface of said substrate; forming a dielectric mandrel on a top surface of said first dielectric layer; forming a second dielectric layer on top of said mandrel and a top surface of said first dielectric layer forming contact openings down to said substrate in said first and second dielectric layers on opposite sides of said mandrel, said contacts spaced away from said mandrel and leaving portions of said second dielectric layer between said mandrel and said contacts; removing said second dielectric layer from over said mandrel between said contact openings to form a trough; and filling said trough and contact openings with a conductor.Type: GrantFiled: September 30, 2003Date of Patent: January 31, 2006Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Anthony K. Stamper
-
Patent number: 6979868Abstract: The present invention provides a method for reducing-plasma damage to a gate oxide of a metal-oxide semiconductor (MOS) transistor positioned on a substrate of a MOS semiconductor wafer. The method begins with the formation of a dielectric layer covering the MOS transistor on the substrate. An etching process is then performed to form a first contact hole through the dielectric layer to a gate on the surface of the MOS transistor, as well as to form a second contact hole through the dielectric layer to an n-well in the substrate. A bypass circuit, positioned on the dielectric layer and the first and second contact holes, and a fusion area are then formed. The fusion area, electrically connecting with the bypass circuit, also electrically connects with the MOS transistor and the n-well thereafter. Ions produced during the process are thus transferred to the n-well via the conductive wire so as to reduce plasma damage to the gate oxide.Type: GrantFiled: April 18, 2001Date of Patent: December 27, 2005Assignee: United Microelectronics Corp.Inventors: Yi-Fan Chen, Chi-King Pu, Shou-Kong Fan
-
Patent number: 6972474Abstract: In a semiconductor device having a fuse 11 which makes connection between a first interconnection 10 and a second interconnection 12, and a first low heat-conductive section 13 which makes connection between the first interconnection 10 and a third interconnection 14 at a site of the first interconnection 10 where the fuse 11 is not connected, the first low heat-conductive section 13 is fabricated from a material having a heat conductivity lower than that of the material to form the first interconnection 10. When the fuse is blown with the laser beam irradiation, the heat dissipation through the heat conduction along the fuse and the interconnection is to be suppressed, and thereby a satisfactory disconnection at the fuse is to be achieved.Type: GrantFiled: December 10, 2004Date of Patent: December 6, 2005Assignee: NEC Electronics CorporationInventor: Shingo Hashimoto
-
Patent number: 6964906Abstract: A programmable element including a semiconductor material doped with a dopant that alters the resistance of the element when exposed to actinic radiation. Rather than producing a mechanical deformation, the radiation rearranges the bonding configuration of the dopant in the element, allowing it to be placed on a chip in close proximity to other device structures without risking damage to those structures. After formation, the programmable element is subjected to a laser anneal process in which the dopant is electrically activated. The activation process allows the dopant to donate a charge carrier to the crystal structure. Rapid cooling following laser anneal preserves the desired bonding configuration of the dopant produced in the programmable element. Laser anneals have been shown to reduce the resistivity of a programmable element by at least a factor of two.Type: GrantFiled: July 2, 2002Date of Patent: November 15, 2005Assignee: International Business Machines CorporationInventors: Patricia S. Bunt, John J. Ellis-Monaghan
-
Patent number: 6949416Abstract: Disclosed is a technique capable of enhancing the degree of freedom in the layout of a rerouting layer in a wafer level CSP in which defect repairing is performed by cutting a fuse. More specifically, after the defect repairing is performed by irradiating a laser beam to a fuse, an organic passivation layer (photo-sensitive polyimide layer) is filled in a fuse opening. Thereafter, a rerouting layer, a bump land, an uppermost wiring layer, and a solder bump are formed on the organic passivation layer. In the following steps of the defect repairing, the baking process to cure an elastomer layer and the uppermost protection layer is conducted at a temperature below 260° C. in order to prevent the variance of the refresh times of memory cells.Type: GrantFiled: January 29, 2004Date of Patent: September 27, 2005Assignee: Renesas Technology Corp.Inventors: Toshio Miyamoto, Ichiro Anjo, Asao Nishimura, Yoshihide Yamaguchi
-
Patent number: 6933591Abstract: Programmable fuses for integrated circuits are provided. The fuses may be based on polysilicon or crystalline silicon fuse links coated with silicide or other conductive thin films. Fuses may be formed on silicon-on-insulator (SOI) substrates. A fuse may be blown by applying a programming current to the fuse link. The silicon or polysilicon in the fuses may be provided with a p-n junction. When a fuse is programmed, the silicide or other conductive film forms an open circuit. This forces current though the underlying p-n junction. Unlike conventional silicided polysilicon fuses, fuses with p-n junctions change their qualitative behavior when programmed. Unprogrammed fuses behave like resistors, while programmed fuses behave like diodes. The presence of the p-n junction allows sensing circuitry to determine in a highly accurate qualitative fashion whether a given fuse has been programmed.Type: GrantFiled: October 16, 2003Date of Patent: August 23, 2005Assignee: Altera CorporationInventors: Lakhbeer S. Sidhu, Irfan Rahim
-
Patent number: 6924185Abstract: A method and structure for a fuse structure comprises an insulator layer, a plurality of fuse electrodes extending through the insulator layer to an underlying wiring layer, an electroplated fuse element connected to the electrodes, and an interface wall. The fuse element is positioned external to the insulator, with a gap juxtaposed between the insulator and the fuse element. The interface wall further comprises a first side wall, a second side wall, and an inner wall, wherein the inner wall is disposed within the gap. The fuse electrodes are diametrically opposed to one another, and the fuse element is perpendicularly disposed above the fuse electrodes. The fuse element is either electroplatted, electroless plated, or is an ultra thin fuse.Type: GrantFiled: October 7, 2003Date of Patent: August 2, 2005Assignee: International Business Machines CorporationInventors: David K. Anderson, Tien-Jen Cheng, Timothy J. Dalton, Christopher V. Jahnes, Andrew Lu, Chandrasekhar Narayan, Kevin S. Petrarca, Richard P. Volant, George F. Walker
-
Patent number: 6913954Abstract: A fuse device including a transistor having a source, drain, and gate. The gate includes a first and second gate contact. A current may be run from the first gate contact to the second gate contact to heat the gate. The current through the gate indirectly heats the channel region beneath the gate, causing localized annealing of the channel region. The heated gate causes dopants to diffuse from the source and drain into the channel region, permanently changing the properties of the transistor material and programming the fuse device. The fuse device functions as a transistor in an unprogrammed state, and acts as a shunt in a programmed state, caused by the shorting of the source and drain of the transistor during programming.Type: GrantFiled: June 21, 2004Date of Patent: July 5, 2005Assignee: Infineon Technologies AGInventor: Chandrasekharan Kothandaraman
-
Patent number: 6878614Abstract: A method of forming an integrated circuit device can include forming a plurality of fuse wires on an integrated circuit substrate, and forming an insulating layer on the integrated circuit substrate and on the plurality of fuse wires so that the fuse wires are between the integrated circuit substrate and the insulating layer. A plurality of fuse cutting holes can be formed in the insulating layer wherein each of the fuse cutting holes exposes a target spot on a respective one of the fuse wires, and a cross-sectional area of the fuse wires can be reduced at the exposed target spots. Related structures are also discussed.Type: GrantFiled: January 7, 2003Date of Patent: April 12, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-won Sun, Kwang-kyu Bang, In-ho Nam
-
Patent number: 6838367Abstract: An improved method for forming a fuse element is disclosed. During the formation of the upper capacitor plate in a capacitor structure, metals or their alloys are simultaneously patterned as an upper capacitor plate and as a fuse.Type: GrantFiled: August 24, 2000Date of Patent: January 4, 2005Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes
-
Patent number: 6806528Abstract: A phase-changeable memory device comprises a substrate and an access transistor formed in and/or on the substrate. Laterally spaced apart first and second conductive patterns are disposed on the substrate and have opposing sidewalls. A conductor electrically connects the first conductive region to a source/drain region of the access transistor. A phase-changeable material region is disposed between the first and second conductive patterns and contacts the opposing sidewalls of the first and second conductive patterns. Contact areas between the conductive patterns and the phase-changeable material region are preferably substantially smaller than contact areas at which the conductive patterns contact conductors (e.g., vias) connected thereto, such that high current densities may be developed in the phase-changeable material. Methods of fabricating such devices are also discussed.Type: GrantFiled: August 25, 2003Date of Patent: October 19, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Ho Lee, Young-Nam Hwang
-
Patent number: 6794226Abstract: A semiconductor structure that includes at least one circuit element of a fuse, a diffusion barrier or a capacitor that is formed by refractory metal-silicon-nitrogen is disclosed. A method for fabricating such semiconductor structure that includes a fuse element, a diffusion barrier, a resistor or a capacitor by a refractory metal-silicon-nitrogen material is further disclosed. A suitable refractory metal-silicon-nitrogen material to be used is TaSiN which provides a wide range of resistivity by changing the ratio of Ta:Si:N. The invention provides the benefit that the various components of diffusion barriers, fuses, capacitors and resistors may be formed by a single deposition process of a TaSiN layer, the various components are then selectively masked and treated by either heat-treating or ion-implantation to vary their resistivity selectively while keeping the other shielded elements at the same resistivity.Type: GrantFiled: February 26, 2003Date of Patent: September 21, 2004Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Lawrence Clevenger, Louis Lu-Chen Hsu, Keith Kwong Hon Wong
-
Patent number: 6784045Abstract: The present invention provides a method for forming interconnect lines and conductors and passive devices in the fabrication of an integrated circuit. A gap is created in the patterning of a first layer. The gap is filled by a dielectric material so that an encapsulated conduit is formed in the gap. The encapsulated conduit is filled with a conductor by chemical vapor deposition processes or other deposition processes, the filling facilitated by forming via holes to intersect the conduit, and then filling the via holes. The conductor filled conduit can be used as a resistor, fuse, inductor, or capacitor.Type: GrantFiled: August 22, 2003Date of Patent: August 31, 2004Assignee: LSI Logic CorporationInventors: David T. Price, Jayashree Kalpathy-Cramer
-
Patent number: 6774456Abstract: A configuration of fuses in a semiconductor structure having Cu metallization planes is provided. The semiconductor structure has an Al metal layer on the topmost interconnect plane for providing Al bonding pads. The fuses are configured as Al fuses and, in the semiconductor structure having Cu metallization planes, are provided above the diffusion barrier of the topmost Cu metallization plane but below a passivation layer.Type: GrantFiled: December 10, 2001Date of Patent: August 10, 2004Assignee: Infineon Technologies AGInventors: Andreas Rusch, Jens Moeckel
-
Patent number: 6768150Abstract: A magnetic memory cell is disclosed. The memory cell includes first conductor and second conductors coupled to first and second electrodes of a magnetic element. A plurality of memory cells is interconnected by first and second conductors to form a memory array or block. The second conductor is coupled to the second electrode via a conductive strap having a fuse portion. The fuse portion can be blown to sever the connection between the second conductor and magnetic element, Nitride.Type: GrantFiled: April 17, 2003Date of Patent: July 27, 2004Assignee: Infineon Technologies AktiengesellschaftInventors: Kia Seng Low, Joerg Dietrich Schmid
-
Patent number: 6756255Abstract: A complementary metal oxide semiconductor (CMOS) fabrication process. The process comprises creating a polysilicon layer having a first thickness for a transistor gate area and a second thickness for a fuse area. The first thickness is greater than the second thickness, wherein most of the polysilicon in the fuse area will react with a metal layer to form polysilicide during a rapid thermal anneal (RTA) process.Type: GrantFiled: December 10, 2001Date of Patent: June 29, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Ciby Thuruthiyil, Philip A. Fisher
-
Patent number: 6753244Abstract: A copper fuse structure and the method for fabricating the same is disclosed in this present invention. By employing an inner copper metal layer as a fuse, the copper fuse according to this invention can be easily zipped with a laser repair tool. Furthermore, the openings on a bonding pad and the fuse of the semiconductor structure can be identified with the method according to this invention. Moreover, in contrast of the fuse formed with an upper aluminum layer in the prior art, the cost of the fuse manufacturing is lower in the method according to this invention by fabricating the fuse with an inner copper layer.Type: GrantFiled: May 1, 2003Date of Patent: June 22, 2004Assignee: United Microelectronics Corp.Inventors: Der-Yuan Wu, Chiu-Te Lee
-
Patent number: 6746947Abstract: A structure and method of fabricating a semiconductor corrosion resistant metal fuse line including a refractory liner which can also act as a resistor is disclosed. Fabrication is accomplished using damascene process. The metal structure can be formed on a semiconductor substrate including a first portion including a first layer and a second layer, the first layer having higher resistivity than the second layer, the second layer having horizontal and vertical surfaces that are in contact with the first layer in the first portion, and a second portion coupled to the first portion, the second portion being comprised of the first layer, the first layer not being in contact with the horizontal and vertical surfaces of the second layer in the second portion. The metal structure can be used as a corrosion resistant fuse. The metal structure can also be used as a resistive element. The high voltage tolerant resistor structure allows for usage in mixed-voltage, and mixed signal and analog/digital applications.Type: GrantFiled: September 25, 2002Date of Patent: June 8, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Daniel C. Edelstein, Robert M. Geffken, William T. Motsiff, Anthony K. Stamper, Steven H. Voldman
-
Patent number: 6737345Abstract: A method of fabrication used for semiconductor integrated circuit devices to define a thin copper fuse at a top via opening, in a partial etch, dual damascene integration scheme, efficiently reducing top metal thickness in a fusible link, for the purpose of laser ablation. Some advantages of the method are: (a) avoids copper fuse contact to low dielectric material, which is subject to the thermal shock of laser ablation, (b) increases insulating material thickness over the fuse using better thickness control, and most importantly, (c) reduces the copper fuse thickness, for easy laser ablation of the copper fuse, and finally, (d) uses USG, undoped silicate glass to avoid direct contact with low dielectric constant materials.Type: GrantFiled: September 10, 2002Date of Patent: May 18, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kang-Cheng Lin, Chin-Chiu Hsia
-
Patent number: 6734047Abstract: A method of forming a fuse structure in which passivating material over the fuse has a controlled, substantially uniform thickness that is provided after C4 metallurgy formation. A laser fuse deletion process for the fuse formed by this method is also disclosed.Type: GrantFiled: November 27, 2002Date of Patent: May 11, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, William T. Motsiff
-
Publication number: 20040070049Abstract: A method and structure for a fuse structure comprises an insulator layer, a plurality of fuse electrodes extending through the insulator layer to an underlying wiring layer, an electroplated fuse element connected to the electrodes, and an interface wall. The fuse element is positioned external to the insulator, with a gap juxtaposed between the insulator and the fuse element. The interface wall further comprises a first side wall, a second side wall, and an inner wall, wherein the inner wall is disposed within the gap. The fuse electrodes are diametrically opposed to one another, and the fuse element is perpendicularly disposed above the fuse electrodes. The fuse element is either electroplatted, electroless plated, or is an ultra thin fuse.Type: ApplicationFiled: October 7, 2003Publication date: April 15, 2004Inventors: David K. Anderson, Tien-Jen Cheng, Timothy J. Dalton, Christopher V. Jahnes, Andrew Lu, Chandrasekhar Narayan, Kevin S. Petrarca, Richard P. Volant, George F. Walker
-
Patent number: 6713871Abstract: A system to package high performance microelectronic devices, such as processors, responds to component transients. In one embodiment, the system includes a decoupling capacitor that is disposed between a Vcc electrical bump and a Vss electrical bump. The decoupling capacitor has Vcc and Vss terminals. The Vcc and Vss terminals share electrical pads with the Vcc electrical bump and the Vss electrical bump. A simple current loop is created that improves the power delivery for the system.Type: GrantFiled: May 21, 2002Date of Patent: March 30, 2004Assignee: Intel CorporationInventors: Damion T. Searls, Weston C. Roth, James Daniel Jackson
-
Patent number: 6686644Abstract: A high-strength protective member made of tungsten is disposed under a disconnecting point of a fuse. This protective member is formed simultaneously with formation of a via contact portion which connects the fuse with wiring, for example.Type: GrantFiled: March 22, 2002Date of Patent: February 3, 2004Assignee: Fujitsu LimitedInventors: Tsutomu Tatematsu, Kengi Togashi, Masayuki Nakada, Toyoji Sawada, Kazuo Sukegawa, Tomoyuki Yamada, Yoshikazu Arisaka
-
Patent number: 6680227Abstract: A nonvolatile read-only memory device, wherein a word line is on a substrate and the word line includes a metal layer a polysilicon line. A trapping layer is further located between the word line and the substrate. A polysilicon protection line is formed over the substrate and the polysilicon protection line connects the word line and a grounded doped region in the substrate, wherein the resistance of the polysilicon protection line is higher than that of the word line.Type: GrantFiled: April 25, 2002Date of Patent: January 20, 2004Assignee: Macronix International Co., Ltd.Inventors: Tung-Cheng Kuo, Chien-Hung Liu, Shyi-Shuh Pan, Shou-Wei Huang
-
Patent number: 6677195Abstract: A semiconductor integrated circuit device has: a layer insulating film formed on a semiconductor substrate; a fuse portion which is configured by an uppermost metal wiring layer that is formed on the layer insulating film; an inorganic insulating protective film which is formed on the metal wiring layer and the layer insulating film; and an organic insulating protective film which is formed on the inorganic insulating protective film. An opening is formed in the organic insulating protective film so that the inorganic insulating protective on the fuse portion is exposed. According to this configuration, it is not required to etch away the layer insulating film in order to form an opening above the fuse portion. Therefore, the time period required for forming the opening can be shortened and the whole production time period can be shortened.Type: GrantFiled: February 21, 2003Date of Patent: January 13, 2004Assignee: Matsushita Electronics CorporationInventor: Katsuhiko Tsuura
-
Patent number: 6667533Abstract: Disclosed is a conductive fuse for a semiconductor device, comprising: a pair of contact portions integrally connected to a fusible portion by connecting portions; the contact portions thicker than the connecting portions and the connecting portions thicker than the fusible portion; a first dielectric under the connecting portions and the fusible portion and extending between the pair of contact portions; and a second dielectric between the first dielectric and the fusible portion, the second dielectric extending between the connecting portions and defining the length of the fusible portion.Type: GrantFiled: March 11, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Anthony K. Stamper
-
Patent number: 6664140Abstract: An integrated circuit includes first and second diodes that are electrically connected to a conductive line in antiparallel, to dissipate both positive and negative charges on the conductive line during plasma processing. The integrated circuit also includes a fuse for disconnecting one of the first and second diodes from the conductive line after the plasma processing, to thereby allow conduction of one of positive and negative charge on the conductive line after the plasma processing. Accordingly, integrated circuits are fabricated by forming a conductive line on an integrated circuit substrate and first and second diodes in the integrated circuit substrate that are electrically connected to the conductive line in antiparallel. Then, plasma processing is performed on the integrated circuit substrate including the conductive line and the first and second diodes, such that the first and second diodes dissipate both positive and negative charges on the conductive line during the plasma processing.Type: GrantFiled: January 16, 2002Date of Patent: December 16, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Young Lee, Dong-Gi Choi
-
Patent number: 6664174Abstract: The semiconductor device includes a blocking layer 12 formed on a substrate 10, an insulation film 14 formed on the blocking layer 12, and a fuse 22 formed on the insulation film 14. The blocking layer 12 is formed below the fuse 22, whereby the fuse is disconnected by laser ablation, and the laser ablation can be stopped by the blocking layer 12 with good controllability without damaging the substrate. The fuses to be disconnected can be arranged at a very small pitch, which can improve integration of the fuse circuit.Type: GrantFiled: August 14, 2001Date of Patent: December 16, 2003Assignees: Fujitsu Limited, Electro Scientific Industries IncorporatedInventors: Taiji Ema, Edward J. Swenson, Thomas W. Richardson, Yunlong Sun
-
Patent number: 6656826Abstract: A semiconductor device has a fuse to be blown with an energy beam. The semiconductor device has copper wiring levels formed on a semiconductor substrate on which semiconductor elements are formed, an uppermost wiring level formed on said copper wiring levels and including a refractory metal film connected to a top one of the copper wiring levels, the fuse formed from a part of the uppermost wiring level, and a surface protective film formed on the uppermost wiring level.Type: GrantFiled: September 27, 2001Date of Patent: December 2, 2003Assignee: Kabushiki Kaisha ToshibaInventor: Kazunari Ishimaru
-
Patent number: 6642135Abstract: A fabrication method for forming a semiconductor device having a fuse is provided. A substrate includes a cell array area, a peripheral circuit area and a global step difference between the cell array area and the peripheral circuit area. The substrate comprises a fuse formed in the peripheral circuit of the substrate. An interlayer insulating layer is formed on the global step difference. The global step difference is reduced by a cell open process. A multilevel metal interconnection including an intermetal insulating layer is formed on the resultant structure. During the cell open process and/or the process for forming the multilevel metal interconnection, the interlayer insulating layer and/or the intermetal insulating layer is partially removed to form a recess. A passivation layer is formed on the multilevel metal interconnection. A fuse opening is formed through the recess to expose the fuse.Type: GrantFiled: October 29, 2002Date of Patent: November 4, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Sang Kim, Dong-Won Shin
-
Patent number: 6624499Abstract: The present invention provides a system, apparatus and method of programming via electromigration. A semiconductor fuse which includes a cathode and an anode coupled by a fuse link having an electrically conductive component, such as silicide, is coupled to a power supply. A potential is applied across the conductive fuse link via the cathode and anode in which the potential is of a magnitude to initiate electromigration of silicide from a region of the semiconductor fuse reducing the conductivity of the fuse link. The electromigration is enhanced by effectuating a temperature gradient between the fuse link and one of the cathode and anode responsive to the applied potential. Portions of the semiconductor fuse are selectively cooled in a heat transfer relationship to increase the temperature gradient. In one embodiment, a heat sink is applied to the cathode. The heat sink can be a layer of metal coupled in close proximity to the cathode while insulated from the fuse link.Type: GrantFiled: September 19, 2002Date of Patent: September 23, 2003Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Chandrasekharan Kothandaraman, S. Sundar Kumar Iyer, Subramanian Iyer, Chandrasekhar Narayan
-
Patent number: 6586292Abstract: A methodology of creating integrated circuits with improved noise isolation is presented. The circuitry of an integrated circuits is separated into noise generating circuit blocks and noise sensitive circuit blocks. N-type and P-type diffusion guard rings are placed around each of the circuit blocks. Substantially overlying the N-type and P-type diffusion guard rings are power supply meshes which are intimately in contract with the guard rings below through spaced apart vias. The power supply meshes not only supply power for the circuit blocks, but also reverse-bias the diffusion guard rings for improved noise isolation.Type: GrantFiled: June 22, 2002Date of Patent: July 1, 2003Assignee: Broadcom CorporationInventors: Ping Wu, Chinpo Chen
-
Patent number: 6580156Abstract: An integrated fuse has regions of different doping located within a fuse neck. The integrated fuse includes a polysilicon layer and a silicide layer. The polysilicon layer includes first and second regions having different types of dopants. In one example, the first region has an N-type dopant and the second region has a P-type dopant. The polysilicon layer can also include a third region in between the first and second regions, which also has a different dopant. During a fusing event, a distribution of temperature peaks around the regions of different dopants. By locating regions of different dopants within the fuse neck, agglomeration of the silicide layer starts reliably within the fuse neck (for example, at or near the center of the fuse neck) and proceeds toward the contact regions. An improved post fuse resistance distribution and an increased minimum resistance value in the post fuse resistance distribution is realized compared to conventional polysilicon fuses.Type: GrantFiled: April 4, 2002Date of Patent: June 17, 2003Assignee: Broadcom CorporationInventors: Akira Ito, Henry Kuoshun Chen
-
Patent number: 6566238Abstract: An integrated circuit has primary devices and redundant devices being selective substituted for the primary devices through at least one fuse. The fuse includes a first layer having at least one fuse link region, a second layer over the first layer and cavities in the second layer above the fuse link region.Type: GrantFiled: May 21, 2001Date of Patent: May 20, 2003Assignee: Infineon Technologies AGInventors: Axel C. Brintzinger, Edward W. Kiewra, Chandrasekhar Narayan, Carl J. Radens
-
Patent number: 6566730Abstract: A severable horizontal portion of a fuse link is formed relative to a vertically configured structure in an IC to promote separation of the severable portion upon applying energy from a laser beam. The vertically configured structure may be a reduced vertical thickness of the severable portion, an elevated lower surface of the severable portion above adjoining portions of the fuse link, a protrusion which supports the severable portion at a height greater than a height of the adjoining portions of the fuse link, flowing the melted severable portion down sloped surfaces away from a break point, and a propellent material beneath the severable portion which explodes to ablate the severable portion.Type: GrantFiled: November 27, 2000Date of Patent: May 20, 2003Assignee: LSI Logic CorporationInventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Shiva Ramesh
-
Patent number: 6562674Abstract: A semiconductor integrated circuit device has: a layer insulating film formed on a semiconductor substrate; a fuse portion which is configured by an uppermost metal wiring layer that is formed on the layer insulating film; an inorganic insulating protective film which is formed on the metal wiring layer and the layer insulating film; and an organic insulating protective film which is formed on the inorganic insulating protective film. An opening is formed in the organic insulating protective film so that the inorganic insulating protective on the fuse portion is exposed. According to this configuration, it is not required to etch away the layer insulating film in order to form an opening above the fuse portion. Therefore, the time period required for forming the opening can be shortened and the whole production time period can be shortened.Type: GrantFiled: June 21, 2000Date of Patent: May 13, 2003Assignee: Matsushita Electronics CorporationInventor: Katsuhiko Tsuura
-
Patent number: 6548884Abstract: A semiconductor device having a fuse evaluation circuit is provided. Fuse evaluation circuit (100) can include, a reference voltage generation circuit (110), a fuse circuit (120-n), and a fuse evaluation control circuit (130). Fuse circuit (120-n) can include a fuse (Fn) and evaluation transistor (Tn) arranged in-series and providing an evaluation node (Nn) at their connection. Reference voltage generation circuit (110) can provide a reference voltage (VG1) at a control gate of evaluation transistor (Tn). Fuse evaluation control circuit (130) can vary the impedance of the evaluation transistor (Tn) by varying the potential of reference voltage (VG1). Fuse evaluation circuit (100) can evaluate the condition of fuse (Fn) accordingly.Type: GrantFiled: May 7, 2001Date of Patent: April 15, 2003Assignees: NEC Corporation, NEC Electronics CorporationInventor: Takeshi Oikawa
-
Publication number: 20030062590Abstract: Vertically oriented nano-circuits including fuses and resistors allow for significant densities to be achieved. The vertically oriented nano-circuits can be fabricated using standard known processes such as Damascene, wet etching, reactive etching, etc. Thus little additional capital expenditure is required other than to acquire present state-of-the-art equipment. Devices using these vertically oriented nano-circuits are also inexpensive to manufacture.Type: ApplicationFiled: September 28, 2001Publication date: April 3, 2003Inventor: Thomas C. Anthony
-
Patent number: 6537883Abstract: The present invention provides a method for reducing plasma damage to a gate oxide of a metal-oxide semiconductor (MOS) transistor positioned on a substrate of a MOS semiconductor wafer. The method begins with the formation of a dielectric layer covering the MOS transistor on the substrate. An etching process is then performed to form a first contact hole through the dielectric layer to a gate on the surface of the MOS transistor, as well as to form a second contact hole through the dielectric layer to an n-well in the substrate. A bypass circuit, positioned on the dielectric layer and the first and second contact holes, and a fusion area are then formed. The fusion area, electrically connecting with the bypass circuit, also electrically connects with the MOS transistor and the n-well thereafter. Ions produced during the process are thus transferred to the n-well via the conductive wire so as to reduce plasma damage to the gate oxide.Type: GrantFiled: April 17, 2002Date of Patent: March 25, 2003Assignee: United Microelectronics Corp.Inventors: Yi-Fan Chen, Chi-King Pu, Shou-Kong Fan
-
Patent number: 6534780Abstract: A method for fabricating an array of ultra-small pores for use in chalcogenide memory cells. A layer of a first material is applied onto a substrate. A portion of the layer of the first material is then removed to define an upper surface with vertical surfaces extending therefrom to a lower surface in the first layer of the first material. A fixed layer of a second material is then applied onto the vertical surfaces of the first layer of the first material. The fixed layer of the second material has a first thickness. A second layer of the first material is then applied onto the fixed layer of the second material. The fixed layer of the second material is then removed to define an array of pores in the first material layers. The pores thus defined have minimum lateral dimensions ranging from approximately 50 to 500 Angstroms and cross sectional areas greater than or equal to the first thickness of the second layer squared.Type: GrantFiled: July 24, 2000Date of Patent: March 18, 2003Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Raymond A. Turi
-
Patent number: 6531757Abstract: A semiconductor device with a fuse box includes at least two gate electrodes 8, 9 and a fuse member 6. The two gate electrodes 8, 9 are formed on at least one insulating film 13 on a semiconductor substrate 100. The fuse member 6 is formed on the insulating film 13 on the semiconductor substrate 100. The two gate electrodes 8, 9 are electrically connected each other by the fuse member 6. In addition, the insulating film 13 and a field region 2 constituted by a semiconductor region are arranged adjacent to each other in a frame-like guard ring 1. The guard ring 1 is constituted by a semiconductor region formed on the semiconductor substrate 100.Type: GrantFiled: November 27, 2001Date of Patent: March 11, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shigeru Shiratake
-
Patent number: 6518643Abstract: A substrate having at least one fuse in a fuse layer. An upper etch-stop layer over the fuse, a lower etch-stop layer having a different etch-chemistry over the fuse and, optionally, a diffusion barrier layer immediately over the fuse. The lower etch-stop later and the optional diffusion barrier providing a uniform passivation thickness for use in conjunction with laser fuse deletion processes. An upper etch-resistant layer over the lower etch-resistant layer and having an etch chemistry selective to that of the lower etch-resistant layer. Methods for providing a uniform passivation thickness over all the fuses, and for deleting such fuses.Type: GrantFiled: March 23, 2001Date of Patent: February 11, 2003Assignee: International Business Machines CorporationInventors: Thomas L. McDevitt, Anthony K. Stamper
-
Patent number: 6509236Abstract: A method and apparatus are provided for laser fuseblow protection in transistors, such as silicon-on-insulator (SOI) transistors. The transistors are connected to a fuse. A pair of diodes are connected in series between a high supply and ground. A common connection of the series connected pair of diodes is connected to a common connection of the fuse and transistors. A charge is shunted to the high supply or ground by the pair of diodes with a first voltage a set value above the high supply and a second voltage a set value below the ground. A pair of protection diodes are provided on each side of the fuse with transistors. The transistors are either connected to one side of the fuse or to both sides of the fuse.Type: GrantFiled: June 6, 2000Date of Patent: January 21, 2003Assignee: International Business Machines CorporationInventors: Anthony Gus Aipperspach, Todd Alan Christensen
-
Patent number: 6509622Abstract: An integrated circuit including a die having a circuit area and a plurality of guard rings. The circuit area includes active devices, passive devices, and interconnects connected to form an integrated circuit. The plurality of guard rings includes a plurality of stacked guard rings having substantially equal widths and encircling the circuit area. Alternatively, the plurality of guard rings includes metallization level guard rings interleaved with one or more via level guard rings. Each of the one or more via level guard rings includes one or more guard rings encircling the circuit area. Alternatively, the plurality of guard rings includes a plurality of concentric guard rings encircling the circuit area. Each of the plurality of guard rings is fabricated from a metal, such as aluminum, copper, or silver, or an alloy of aluminum, copper, or silver.Type: GrantFiled: August 23, 2000Date of Patent: January 21, 2003Assignee: Intel CorporationInventors: Qing Ma, Jin Lee, Quan Tran, Harry Fujimoto
-
Publication number: 20020195689Abstract: A kind of transient voltage suppressor structure that prevents the edge of the signal electrode from contacting with the variable impedance material by using an insulation layer to remove the point discharge existing on the edge of the signal electrode and increase the capability of the transient voltage suppressor to sustain higher transient voltage energy.Type: ApplicationFiled: June 21, 2001Publication date: December 26, 2002Inventors: Chun-Yuan Lee, Kang-neng Hsu
-
Patent number: 6496053Abstract: A structure and method for a programming device or a fuse includes a capacitive circuit having a capacitance which is alterable. The capacitive circuit can include a first capacitor, a fuse link connected to the first capacitor and a second capacitor connected to the fuse link, wherein removing a portion of the fuse link changes the capacitance.Type: GrantFiled: October 13, 1999Date of Patent: December 17, 2002Assignee: International Business Machines CorporationInventors: Timothy Daubenspeck, Kurt R. Kimmel, William A. Klaasen, William T. Motsiff, Rosemary A. Previti-Kelly, W David Pricer, Jed H. Rankin
-
Publication number: 20020182837Abstract: A fusible link for a semiconductor device comprises an insulating substrate and a conductive line pair on the surface of the insulating substrate, with the conductive line pair having spaced ends. A polymer is disposed over the insulating substrate and between the conductive line pair ends. The polymer is capable of being changed from a non-conductive to a conductive state upon exposure to an energy beam. Preferably, the polymer comprises a polyimide, more preferably, a polymer/onium salt mixture, most preferably, a polyaniline polymer doped with a triphenylsufonium salt. The link may further comprise a low k nanopore/nanofoam dielectric material adjacent the conductive line ends.Type: ApplicationFiled: May 31, 2002Publication date: December 5, 2002Applicant: International Business Machines CorporationInventors: Timothy H. Daubenspeck, William A. Klaasen, William T. Motsiff, Rosemary A. Previti-Kelly, Jed H. Rankin
-
Patent number: 6489227Abstract: A process for creating a fuse structure opening in a stack of materials comprised with overlying dielectric layers, and comprised with an underlying polysilicon layer, to expose a conductive fuse structure, has been developed. The process initiates with a dry etching procedure used to create an initial fuse structure opening in the dielectric layers, using a photoresist shape as an etch mask. Subsequent removal of the photoresist shape results in the completion of the fuse structure opening via in situ etching of the polysilicon layer exposed in the initial fuse structure opening. The isotropic wet etch procedure used for photoresist removal and in situ patterning of polysilicon, avoids polysilicon spacer formation on the sides of the conductive fuse structure, which would have been present with the use of an all dry etch procedure. In addition the wet etch procedure selectively terminates on a thin silicon oxide layer, located on the underlying conductive fuse structure.Type: GrantFiled: July 30, 2001Date of Patent: December 3, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Tsung-Chi Hsieh, Yuan-Ko Hwang, Juei-Wen Lin, Kuei-Jen Chang
-
Publication number: 20020164851Abstract: A methodology of creating integrated circuits with improved noise isolation is presented. The circuitry of an integrated circuits is separated into noise generating circuit blocks and noise sensitive circuit blocks. N-type and P-type diffusion guard rings are placed around each of the circuit blocks. Substantially overlying the N-type and P-type diffusion guard rings are power supply meshes which are intimately in contract with the guard rings below through spaced apart vias. The power supply meshes not only supply power for the circuit blocks, but also reverse-bias the diffusion guard rings for improved noise isolation.Type: ApplicationFiled: June 22, 2002Publication date: November 7, 2002Applicant: Mobilink Telecom, Inc.Inventors: Ping Wu, Chinpo Chen
-
Publication number: 20020155672Abstract: A method of forming metal fuses. A conductive layer is formed in a substrate. A dielectric layer is formed over the substrate. The dielectric layer has an opening that exposes a portion of the conductive layer. A metallic layer is formed over the dielectric layer. The metallic layer is patterned to form a metal fuse and a bonding pad. The bonding pad is electrically connected to the conductive layer via the opening. Both the metal fuse and the bonding pad have undercut sidewalls. Spacers are formed on the undercut sidewalls of the metal fuse and the bonding pad. Finally, a passivation layer that exposes the metal fuse and the bonding pad is formed over the substrate.Type: ApplicationFiled: April 13, 2001Publication date: October 24, 2002Inventors: Sung-Hsiung Wang, Yimin Huang, Chiung-Sheng Hsiung