Multiple Interelectrode Dielectrics Or Nonsilicon Compound Gate Insulator Patents (Class 438/261)
-
Patent number: 7271437Abstract: A non-volatile memory is described having memory cells with a gate dielectric. The gate dielectric is a multilayer charge trapping dielectric between a control gate and a channel region of a transistor to trap positively charged holes. The multilayer charge trapping dielectric comprises two layers of dielectric having different band gaps such that holes are trapped at a barrier between the two layers.Type: GrantFiled: June 27, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn
-
Patent number: 7262098Abstract: A process for manufacturing a non-volatile memory cell having at least one gate region, the process including the steps of depositing a first dielectric layer onto a semiconductor substrate; depositing a first semiconductor layer onto the first dielectric layer to form a floating gate region of the memory cell; and defining the floating gate region of the memory cell in the first semiconductor layer. The process further includes the step of depositing a second dielectric layer onto the first conductive layer, the second dielectric layer having a higher dielectric constant than 10. Also disclosed is a memory cell integrated in a semiconductor substrate and having a gate region that has a dielectric layer formed over a first conductive layer and having a dielectric constant higher than 10.Type: GrantFiled: December 18, 2002Date of Patent: August 28, 2007Assignee: STMicroelectronics S.r.l.Inventors: Mauro Alessandri, Barbara Crivelli, Romina Zonca
-
Patent number: 7259433Abstract: The memory device has a plurality of dielectric films including charge storage layers CS having a charge holding capability therein and stacked on an active region of a semiconductor SUB and electrodes G on the plurality of dielectric films. Each charge storage layer CS includes a first nitride film CS1 made of silicon nitride or silicon oxynitride and a second nitride film CS2 made of silicon nitride or silicon oxynitride and having a higher charge trap density than the first nitride film CS1. The first nitride film CS1 is formed by chemical vapor deposition using a first gas which contains a first silicon-containing gas containing chlorine with a predetermined percent composition and a nitrogen-containing gas as starting materials. The second nitride film CS2 is formed by chemical vapor deposition using a second gas which contains a second silicon-containing gas having a lower chlorine percent composition than the above predetermined percent composition and a nitrogen-containing gas as starting materials.Type: GrantFiled: May 18, 2005Date of Patent: August 21, 2007Assignee: Sony CorporationInventors: Kazumasa Nomoto, Hiroshi Aozasa, Ichiro Fujiwara, Shinji Tanaka
-
Patent number: 7259066Abstract: One-transistor memory devices facilitate nonvolatile data storage through the manipulation of oxygen vacancies within a trapping layer of a field-effect transistor (FET), thereby providing control and variation of threshold voltages of the transistor. Various threshold voltages may be assigned a data value, providing the ability to store one or more bits of data in a single memory cell. To control the threshold voltage, the oxygen vacancies may be manipulated by trapping electrons within the vacancies, freeing trapped electrons from the vacancies, moving the vacancies within the trapping layer and annihilating the vacancies.Type: GrantFiled: July 20, 2006Date of Patent: August 21, 2007Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej S. Sandhu
-
Patent number: 7256465Abstract: An ultra-shallow surface channel MOS transistor and method for fabricating the same have been provided. The method comprises: forming CMOS source and drain regions, and an intervening well region; depositing a surface channel on the surface overlying the well region; forming a high-k dielectric overlying the surface channel; and, forming a gate electrode overlying the high-k dielectric. Typically, the surface channel is a metal oxide, and may be one of the following materials: indium oxide (In2O3), ZnO, RuO, ITO, or LaX-1SrXCoO3. In some aspects, the method further comprises: depositing a placeholder material overlying the surface channel; and, etching the placeholder material to form a gate region overlying the surface channel. In one aspect, the high-k dielectric is deposited prior to the deposition of the placeholder material. Alternately, the high-k dielectric is deposited following the etching of the placeholder material.Type: GrantFiled: January 21, 2004Date of Patent: August 14, 2007Assignee: Sharp Laboratories of America, Inc.Inventors: Tingkai Li, Sheng Teng Hsu, Bruce D. Ulrich
-
Patent number: 7253046Abstract: After an ONO film in which a silicon nitride film (22) formed by a plasma nitriding method using a plasma processor having a radial line slot antenna is sandwiched by silicon oxide films (21), (23), a bit line diffusion layer (17) is formed in a memory cell array region (11) by an ion implantation as a resist pattern (16) taken as a mask, then lattice defects are given to the silicon nitride film (22) by a further ion implantation. Accordingly, a highly reliable semiconductor memory device can be realized, in which a high quality nitride film is formed in a low temperature condition, in addition, the nitride film can be used as a charge trap film having a charge capture function sufficiently adaptable for a miniaturization and a high integration which are recent demands.Type: GrantFiled: February 25, 2005Date of Patent: August 7, 2007Assignee: Spansion LLC.Inventors: Masahiko Higashi, Manabu Nakamura, Kentaro Sera, Hiroyuki Nansei, Yukihiro Utsuno, Hideo Takagi, Tatsuya Kajita
-
Patent number: 7253055Abstract: An array of a pillar-type nonvolatile memory cells (803) has each memory cell isolated from adjacent memory cells by a trench (810). Each memory cell is formed by a stacking process layers on a substrate: tunnel oxide layer (815), polysilicon floating gate layer (819), ONO or oxide layer (822), polysilicon control gate layer (825). Many aspects of the process are self-aligned. An array of these memory cells will require less segmentation. Furthermore, the memory cell has enhanced programming characteristics because electrons are directed at a normal or nearly normal angle (843) to the floating gate (819).Type: GrantFiled: March 29, 2006Date of Patent: August 7, 2007Assignee: SanDisk CorporationInventors: Nima Mokhlesi, Jeffrey W. Lutze
-
Publication number: 20070178644Abstract: A semiconductor device having a dielectric or an insulating layer with decreased (or minimal) erosion properties when performing metal Chemical Mechanical Polishing (CMP) and a method of fabricating the same are provided. The semiconductor device may include gate electrodes formed on a substrate. A first interlayer oxide layer may be formed on the substrate and between the gate electrodes. A second interlayer oxide layer, which is harder than the first interlayer oxide layer, may be formed on the first interlayer oxide layer. A plug electrode may be formed through the second interlayer oxide layer and the first interlayer oxide layer.Type: ApplicationFiled: January 26, 2007Publication date: August 2, 2007Inventors: Ja-eung Koo, Il-young Yoon, Jae-ouk Choo, Yong-kuk Jeong, Seo-woo Nam, Hong-jae Shin
-
Patent number: 7250337Abstract: A nonvolatile memory device and a method for fabricating the same is disclosed, to prevent a “smiling” phenomenon in an ONO layer, thereby improving the programming and erasing characteristics, reliability and yield. The device generally includes a semiconductor substrate; a gate insulating layer, a selection gate and a first insulating layer on the semiconductor substrate; an ONO layer formed on the semiconductor substrate including the selection gate; and a control gate formed on the ONO layer at least partially overlapping with the selection gate.Type: GrantFiled: May 3, 2005Date of Patent: July 31, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Bum Lee
-
Patent number: 7250338Abstract: Devices and methods are provided with respect to a gate stack for a nonvolatile structure. According to one aspect, a gate stack is provided. One embodiment of the gate stack includes a tunnel medium, a high K charge blocking and charge storing medium, and an injector medium. The high K charge blocking and charge storing medium is disposed on the tunnel medium. The injector medium is operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. According to one embodiment, the injector medium is disposed on the high K charge blocking and charge storing medium. According to one embodiment, the tunnel medium is disposed on the injector medium. Other aspects and embodiments are provided herein.Type: GrantFiled: August 23, 2005Date of Patent: July 31, 2007Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Publication number: 20070166921Abstract: A non-volatile memory device has a gate dielectric film formed between a floating gate and a control gate. The gate dielectric film is formed by forming an oxide film and a ZrO2/Al2O3/ZrO2 (ZAZ) film. Accordingly, the reliability of non-volatile memory devices can be improved while securing a high coupling ratio.Type: ApplicationFiled: June 30, 2006Publication date: July 19, 2007Applicant: Hynix Semiconductor Inc.Inventors: Kwon Hong, Eun Shil Park, Min Sik Jang
-
Patent number: 7244652Abstract: A method of forming an SPVG SONOS memory. First, a substrate having a well and a plurality of select gate structures is provided. Then, a plurality of sacrificial spacers are formed alongside each select gate structure, and an implantation process is performed to form a doped region in the well between any two adjacent select gate structures. Afterward, the sacrificial spacers are removed, and a composite dielectric layer is formed on the select gate structures and the substrate. Finally, a plurality of word lines are formed on the composite dielectric layer.Type: GrantFiled: September 6, 2004Date of Patent: July 17, 2007Assignee: United Microelectronics Corp.Inventor: Jinsheng Yang
-
Patent number: 7241661Abstract: A method of forming a coupling dielectric in a memory cell includes forming an oxide on a substrate, forming Ta2O5 on the oxide, oxidizing the Ta2O5 with rapid thermal process (RTP) at a temperature above the crystallization temperature for Ta2O5, forming a cell nitride on the oxidized Ta2O5, and forming a wetgate oxide on the cell nitride.Type: GrantFiled: November 19, 2003Date of Patent: July 10, 2007Assignee: Micron Technology, Inc.Inventors: Sukesh Sandhu, Dan Gealy, Gurtej Singh Sandhu
-
Patent number: 7238574Abstract: A non-volatile memory device has a gate dielectric film formed between a floating gate and a control gate. The gate dielectric film is formed by forming an oxide film and a ZrO2/Al2O3/ZrO2 (ZAZ) film. Accordingly, the reliability of non-volatile memory devices can be improved while securing a high coupling ratio.Type: GrantFiled: June 30, 2006Date of Patent: July 3, 2007Assignee: Hynix Semiconductor Inc.Inventors: Kwon Hong, Eun Shil Park, Min Sik Jang
-
Patent number: 7238997Abstract: According to an aspect of the present invention, there is disclosed a semiconductor device comprising a semiconductor substrate, and a gate insulating film of a P-channel MOS transistor, formed on the semiconductor substrate. The gate insulating film has an oxide film (SiO2), and a diffusion preventive film (BN) containing boron and nitrogen atoms.Type: GrantFiled: August 5, 2005Date of Patent: July 3, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Koichi Muraoka, Yasushi Nakasaki, Koichi Kato, Takashi Shimizu
-
Patent number: 7235446Abstract: The invention encompasses a method of forming a silicon-doped aluminum oxide. Aluminum oxide and silicon monoxide are co-evaporated. Subsequently, at least some of the evaporated aluminum oxide and silicon monoxide is deposited on a substrate to form the silicon-doped aluminum oxide on the substrate. The invention also encompasses methods of forming transistors and flash memory devices.Type: GrantFiled: November 5, 2001Date of Patent: June 26, 2007Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7232717Abstract: A method of forming a non-volatile DRAM includes, in part: forming p-well and an n-well between two trench isolation regions formed in a semiconductor substrate, forming a polysilicon control gate of the non-volatile device disposed in the non-volatile DRAM, forming a first oxide spacer above portions of the body region and adjacent said first control gate, forming gate oxide layers of varying thicknesses above the body region, forming the guiding gate of the non-volatile device and the gate of an associated passgate transistor, forming LDD implant regions of the non-volatile device and the associated pass-gate transistor, forming source/drain regions of the non-volatile device and the associated pass-gate transistor, depositing a dielectric layer over the polysilicon guiding gate of the non-volatile device and the polysilicon gate of the associated passgate transistor, forming polysilicon landing pads, and forming polysilicon vertical walls defining capacitor plates of the non-volatile DRAM capacitor.Type: GrantFiled: May 28, 2003Date of Patent: June 19, 2007Assignee: O2IC, Inc.Inventors: Kyu Hyun Choi, Sheau-suey Li
-
Patent number: 7226831Abstract: Embodiments of the invention provide a device with a metal gate, a high-k gate dielectric layer and reduced oxidation of a substrate beneath the high-k gate dielectric layer. An oxygen-scavenging spacer layer on side walls of the high-k gate dielectric layer and metal gate may reduce such oxidation during high temperature processes.Type: GrantFiled: December 27, 2005Date of Patent: June 5, 2007Assignee: Intel CorporationInventors: Matthew V. Metz, Mark L. Doczy, Justin K. Brask, Robert S. Chau
-
Patent number: 7223659Abstract: A method of forming a memory device, where a first insulator layer and a charge trapping layer may be formed on a substrate, and at least one of the first insulator layer and charge trapping layer may be patterned to form patterned areas. A second insulation layer and a conductive layer may be formed on the patterned areas, and one or more of the conductive layer, second insulator layer, charge trapping layer and first insulator layer may be patterned to form a string selection line, ground selection line, a plurality of word lines between the string selection and ground selection lines on the substrate, a low voltage gate electrode, and a plurality of insulators of varying thickness. The formed memory device may be a NAND-type non-volatile memory device having a SONOS gate structure, for example.Type: GrantFiled: February 3, 2005Date of Patent: May 29, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Yoo-Cheol Shin, Jeong-Hyuk Choi, Sung-Hoi Hur
-
Patent number: 7217619Abstract: The top of the semiconductor body (1) has a sacrificial layer (4) made of nitride applied to it on a region, which is provided for the actuation circuit. A memory layer (6) provided for the memory cells is applied over the entire area and is removed above the sacrificial layer (4) by dry etching. The nitride in the sacrificial layer (4) can then be removed by wet chemical means without starting to etch the semiconductor material.Type: GrantFiled: September 29, 2004Date of Patent: May 15, 2007Assignee: Infineon Technologies AGInventor: Roman Knoefler
-
Patent number: 7205218Abstract: A dielectric film having a layer of a lanthanide oxide and a layer of another lanthanide oxide, and a method of fabricating such a dielectric film produce a reliable gate dielectric with a equivalent oxide thickness thinner than attainable using SiO2. A gate dielectric may be formed as a nanolaminate of a lanthanide oxide and a lanthanide oxide selected from the group consisting of Nd2O3, Sm2O3, Gd2O3, and Dy2O3 by electron beam evaporation. These gate dielectrics having a lanthanide oxide nanolaminate are thermodynamically stable such that the nanolaminate forming the gate dielectric will have minimal reactions with a silicon substrate or other structures during processing.Type: GrantFiled: June 5, 2002Date of Patent: April 17, 2007Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7202150Abstract: A semiconductor memory device, adapted for storing plural bits per cell to be able to accomplish high storage density by a simplified structure, includes a plurality of first gate electrodes extending parallel to one another along one direction and a plurality of second gate electrodes extending in a direction of intersecting the first gate electrodes, in which a diffusion region is provided on each of a plurality of divisions demarcated in a matrix-like pattern by first and second electrodes on a substrate surface. One of the divisions, the four sides of which are defined by two neighboring first gate electrodes and two neighboring second gate electrodes, has four independently accessible bits, and is connected by a contact (CT) with a diffusion region in the division. There are provided a plurality of interconnections connected via contacts to the diffusion regions of other divisions in the plural matrix-like divisions lying on the line of extension of the aforementioned diagonal line.Type: GrantFiled: June 17, 2005Date of Patent: April 10, 2007Assignee: NEC Electronics CorporationInventors: Kenji Saito, Hiroshi Furuta
-
Patent number: 7202130Abstract: A spacer, a split gate flash memory cell, and related method of forming the same. In one aspect, a composite spacer includes a first spacer insulating layer having a first deposition distribution that varies as a function of a location on a substrate. The composite spacer also includes a second spacer insulating layer having a second deposition distribution that varies in substantial opposition to the first deposition distribution. In another aspect, a composite spacer includes a first spacer insulating layer having a substantially uniform deposition distribution across a surface thereof. The composite spacer also includes a second spacer insulating layer having a varying deposition distribution with a thinner composition in selected regions of the memory cell. In another aspect, a coupling spacer provides for a conductive layer that extends between a floating gate and a substrate insulating layer adjacent a source recessed into the substrate of the memory cell.Type: GrantFiled: February 10, 2004Date of Patent: April 10, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yuan-Hung Liu, Chih-Ta Wu, Yeur-Luen Tu, Chi-Hsin Lo, Chia-Shiung Tsai
-
Patent number: 7199421Abstract: Silicon-oxide-nitride-oxide-silicon (SONOS) devices and methods of manufacturing the same are provided. According to one aspect, a SONOS device includes a semiconductor substrate having a first surface, a second surface of lower elevation than the first surface, and a third surface perpendicular and between the first and second surfaces; a tunnel dielectric layer on the semiconductor substrate; a charge trapping layer in a form of a spacer on the tunnel dielectric layer on the third surface; a charge isolation layer on the tunnel dielectric layer, which covers the charge trapping layer; a gate that extends over a portion of the first surface, over a portion of the second surface, and is adjacent to a portion of the third surface of the semiconductor substrate on the charge isolation layer; a first impurity region formed below the first surface and near the gate; and a second impurity region formed below the second surface, opposite the first impurity region.Type: GrantFiled: September 24, 2004Date of Patent: April 3, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Sam Park, Seung-Beom Yoon
-
Patent number: 7196008Abstract: For fabricating a memory device, spacers are formed to sides of word-line gates. In addition, aluminum oxide is formed as one of a liner layer or a cover layer to the spacers. The aluminum oxide has a chemical composition of Al2O3 for example. Such aluminum oxide may be used as an etch stop layer in a periphery region, a metal silicide block, and a hydrogen block for enhanced performance of the memory device.Type: GrantFiled: March 23, 2005Date of Patent: March 27, 2007Assignee: Spansion LLCInventors: Hidehiko Shiraiwa, Satoshi Torii, Jaeyong Park, Joong Jeon
-
Patent number: 7192829Abstract: Floating gate transistors and methods of forming the same are described. In one implementation, a floating gate is formed over a substrate. The floating gate has an inner first portion and an outer second portion. Conductivity enhancing impurity is provided in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion. In another implementation, the floating gate is formed from a first layer of conductively doped semiconductive material and a second layer of substantially undoped semiconductive material. In another implementation, the floating gate is formed from a first material having a first average grain size and a second material having a second average grain size which is larger than the first average grain size.Type: GrantFiled: July 17, 1998Date of Patent: March 20, 2007Assignee: Micron Technology, Inc.Inventors: J. Dennis Keller, Roger R. Lee
-
Patent number: 7187045Abstract: A self-aligned enhancement mode metal-oxide-compound semiconductor field effect transistor includes a gate insulating structure comprised of a first conducting oxide layer comprised of indium oxide compounds positioned immediately on top of the compound semiconductor structure, and a second insulating layer comprised of either gallium oxygen and rare earth elements or gallium sulphur and rare earth elements positioned immediately on top of said first layer.Type: GrantFiled: July 16, 2002Date of Patent: March 6, 2007Assignee: OSEMI, Inc.Inventor: Walter David Braddock
-
Patent number: 7183143Abstract: A method for forming a nitrided tunnel oxide layer is described. A silicon oxide layer as a tunnel oxide layer is formed on a semiconductor substrate, and a plasma nitridation process is performed to implant nitrogen atoms into the silicon oxide layer. A thermal drive-in process is then performed to diffuse the implanted nitrogen atoms across the silicon oxide layer.Type: GrantFiled: October 27, 2003Date of Patent: February 27, 2007Assignee: Macronix International Co., Ltd.Inventor: Tzu-Yu Wang
-
Patent number: 7183158Abstract: A method of fabricating a nonvolatile memory is provided. The method includes forming a bottom dielectric layer, a charge trapping layer, a top dielectric layer and a conductive layer on the substrate sequentially. Portions of conductive layer, top dielectric layer, charge trapping layer and bottom dielectric layer are removed to form several trenches. An insulation layer is formed in the trenches to form a plurality of isolation structures. A plurality of word lines are formed on the conductive layer and the isolation structures. By using the word lines as a mask, portions of bottom dielectric layer, charge trapping layer, top dielectric layer, conductive layer and isolation structures are removed to form a plurality of devices. The bottom oxide layer has different thickness on the substrate so that these devices can be provided with different performance. These devices serve as memory cells with different character or devices in periphery region.Type: GrantFiled: June 8, 2005Date of Patent: February 27, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Chien-Lung Chu, Jen-Chi Chuang
-
Patent number: 7179709Abstract: in methods of fabricating a non-volatile memory device having a local silicon-oxide-nitride-oxide-silicon (SONOS) gate structure, a semiconductor substrate having a cell transistor area, a high voltage transistor area, and a low voltage transistor area, is prepared. At least one memory storage pattern defining a cell gate insulating area on the semiconductor substrate within the cell transistor area is formed. An oxidation barrier layer is formed on the semiconductor substrate within the cell gate insulating area. A lower gate insulating layer is formed on the semiconductor substrate within the high voltage transistor area. A conformal upper insulating layer is formed on the memory storage pattern, the oxidation barrier layer, and the lower gate insulating layer. A low voltage gate insulating layer having a thickness which is less than a combined thickness of the upper insulating layer and the lower gate insulating layer is formed on the semiconductor substrate within the low voltage transistor area.Type: GrantFiled: June 7, 2005Date of Patent: February 20, 2007Assignee: Samsung Electronics, Co., Ltd.Inventors: Sang-Su Kim, Geum-Jong Bae, In-Wook Cho, Jin-Hee Kim
-
Patent number: 7176084Abstract: A self-aligned conductive spacer process for fabricating sidewall control gates on both sides of a floating gate for high-speed RAM applications, which can well define dimensions and profiles of the sidewall control gates. A conductive layer is formed on the dielectric layer to cover a floating gate patterned on a semiconductor substrate. Oxide spacer are formed on the conductive layer adjacent to the sidewalls of the floating gate. Performing an anisotropic etch process on the conductive layer and using the oxide spacers as a hard mask, a conductive spacers are self-aligned fabricated at both sides of the floating gate, serving as sidewall control gates.Type: GrantFiled: June 9, 2005Date of Patent: February 13, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tzyh-Cheang Lee, Fu-Liang Yang, Jiunn-Ren Hwang, Tsung-Lin Lee
-
Patent number: 7169673Abstract: A dielectric film containing HfO2/ZrO2 nanolaminates and a method of fabricating such a dielectric film produce a reliable gate dielectric having an equivalent oxide thickness thinner than attainable using SiO2. A gate dielectric is formed by atomic layer deposition of HfO2 using a HfI4 precursor followed by the formation of ZrO2 on the HfO2 layer.Type: GrantFiled: June 9, 2005Date of Patent: January 30, 2007Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7166185Abstract: The silicon oxide film (106) and silicon nitride film (107) are formed by microwave plasma processing with a radial line slot antenna.Type: GrantFiled: August 29, 2002Date of Patent: January 23, 2007Assignee: Tokyo Electron LimitedInventors: Shigemi Murakawa, Toshikazu Kumai, Toshio Nakanishi
-
Patent number: 7166510Abstract: A method for manufacturing a flash memory device including the steps of forming a gate oxide film for high voltage on the whole surface of a semiconductor substrate on which a cell region, a low voltage region and a high voltage region have been formed, etching the gate oxide film for high voltage formed in the cell region and the low voltage region by a predetermined depth, by forming photoresist patterns to expose the gate oxide film for high voltage formed in the cell region and the low voltage region, and performing a wet etching process using the photoresist patterns as an etching mask, removing the entire gate oxide film for high voltage formed in the cell region and the low voltage region, by performing a cleaning process on the resulting structure, removing the photoresist patterns, forming a floating gate electrode and a control gate electrode, by sequentially forming a tunnel oxide film, a first polysilicon film, a second polysilicon film, a dielectric film, a third polysilicon film and a metal siliType: GrantFiled: December 21, 2004Date of Patent: January 23, 2007Assignee: Hynix Semiconductor Inc.Inventor: Young Bok Lee
-
Patent number: 7166505Abstract: A method for making a semiconductor device is described. That method includes forming on a substrate a dielectric layer that has a dielectric constant that is greater than the dielectric constant of silicon dioxide. The dielectric layer is modified so that it will be compatible with a gate electrode to be formed on the dielectric layer, and then a gate electrode is formed on the dielectric layer.Type: GrantFiled: September 16, 2004Date of Patent: January 23, 2007Assignee: Intel CorporationInventors: Robert Chau, Reza Arghavani, Mark Doczy
-
Patent number: 7157360Abstract: A memory device with an improved passivation structure. The memory device includes a semiconductor substrate with memory units thereon, an interconnect structure over the surface of the semiconductor substrate to connect with the memory units, and a passivation structure over the surface of the interconnect structure. The passivation structure comprises a dielectric layer over the surface of the interconnect structure and a silicon-oxy-nitride (SiOxNy) layer over the surface of the dielectric layer.Type: GrantFiled: September 29, 2003Date of Patent: January 2, 2007Assignee: Macronix International Co., Ltd.Inventors: Hung-Yu Chiu, U-Way Tseng, Wen-Pin Lu, Cheng-Chen Huseh, Pei-Ren Jeng, Fu-Hsiang Hsu
-
Patent number: 7157335Abstract: The present invention facilitates dual bit memory devices and operation of dual bit memory device by providing systems and methods that employ a relatively thin undoped TEOS liner during fabrication, instead of a relatively thick TEOS layer that is conventionally used. Employment of the relatively thin liner facilitates dual bit memory device operation by mitigating charge loss and contact resistance while providing protection against unwanted dopant diffusion. The present invention includes utilizing a relatively thin undoped TEOS liner that is formed on wordlines and portions of a charge trapping dielectric layer. The relatively thin undoped TEOS liner is formed with a thickness of less than about 400 Angstroms so that contact resistance and charge loss are improved and yet providing suitable protection for operation of the device. Additionally, the present invention includes foregoing with an undoped TEOS liner altogether.Type: GrantFiled: August 13, 2004Date of Patent: January 2, 2007Assignee: Spansion LLCInventors: Ning Cheng, Minh Van Ngo, Hirokazu Tokuno, Lu You, Angela T. Hui, Yi He, Brian Mooney, Jean Yei-Mei Yang, Mark T. Ramsbey
-
Patent number: 7157332Abstract: Disclosed is a method for manufacturing a flash memory cell. A structure in which a floating gate, an ONO dielectric film and a control gate are stacked is formed by means of a gate mask process and an etch process. After a rapid thermal nitrification process is performed, a re-oxidization process is performed. Therefore, Si-dangling bonding broken during the gate etch process becomes a Si—N bonding structure by means of a rapid thermal nitrification process. As such, as abnormal oxidization occurring at the side of an ONO dielectric film during a re-oxidization process is prohibited, a smiling phenomenon of the ONO dielectric film is prevented.Type: GrantFiled: June 29, 2004Date of Patent: January 2, 2007Assignee: Hynix Semiconductor Inc.Inventor: Noh Yeal Kwak
-
Patent number: 7153743Abstract: Methods of fabricating non-volatile memory devices are disclosed. The resulting non-volatile memory devices include an additional protection film is formed on a control gate pattern to enable the control gate pattern to have a regular and smooth profile regardless of an etching process progressed intensively for removing an active cell isolation film from an active cell isolation trench by using the control gate pattern as a mask, so that the control gate pattern can avoid influence from the impurity even if an impurity injection process is progressed for forming a source diffusion layer, later.Type: GrantFiled: December 28, 2004Date of Patent: December 26, 2006Assignee: Dongbu Electronics Co., Ltd.Inventor: Kwan Joo Koh
-
Patent number: 7148109Abstract: The present invention discloses a method for manufacturing a flash memory device which can minimize a hole current by impurity diffusion of floating gates, obtain a sufficient capacitance for a cell operation by increasing a breakdown voltage, and improve retention properties of a flash memory cell, by filing up an impurity on the interface between an oxide film and a polysilicon film, by forming the oxide film on the polysilicon film used as the floating gates, doping an impurity into the oxide film, and annealing the oxide film.Type: GrantFiled: June 30, 2004Date of Patent: December 12, 2006Assignee: Hynix Semiconductor Inc.Inventor: Kwang Chul Joo
-
Patent number: 7148110Abstract: In a local-length nitride SONOS device and a method for forming the same, a local-length nitride floating gate structure is provided for mitigating or preventing lateral electron migration in the nitride floating gate. The structure includes a thin gate oxide, which leads to devices having a lower threshold voltage. In addition, the local-length nitride layer is self-aligned, which prevents nitride misalignment, and therefore leads to reduced threshold voltage variation among the devices.Type: GrantFiled: May 1, 2006Date of Patent: December 12, 2006Assignee: Samsung Electronics. Co., Ltd.Inventors: Hee-Seog Jeon, Seung-Beom Yoon, Yong-Tae Kim
-
Patent number: 7144776Abstract: An oxidized region is arranged between a substrate of semiconductor material and a nitride liner, which covers wordline stacks of a memory cell array and intermediate areas of the substrate, and is provided to separate the nitride liner both from the substrate and from a memory layer sequence of dielectric materials that is provided for charge-trapping. The nitride liner is used as an etching stop layer in the formation of sidewall spacers used in a peripheral area to produce source/drain junctions of transistors of the addressing circuitry.Type: GrantFiled: May 31, 2005Date of Patent: December 5, 2006Assignee: Infineon Technologies AGInventors: Ricardo Pablo Mikalo, Erwin Schroer, Günther Wein, Jens-Uwe Sachse, Mark Isler, Jan-Malte Schley, Christoph Andreas Kleint
-
Patent number: 7141473Abstract: A self-aligned 1 bit silicon oxide nitride oxide silicon (SONOS) cell and a method of fabricating the same has high uniformity between adjacent SONOS cells, since the lengths of nitride layers do not vary due to misalignment when etching word lines of the 1 bit SONOS cells. An insulating layer pattern that forms a sidewall of a word line is formed on a semiconductor substrate, and a word line for a gate is formed on the sidewall thereof. Etching an ONO layer using a self-aligned etching spacer provides uniform adjacent SONOS cells.Type: GrantFiled: August 6, 2004Date of Patent: November 28, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-seog Jeon, Seung-beom Yoon, Yong-tae Kim
-
Patent number: 7138680Abstract: A memory device comprises a substrate including isolation regions and active regions, and a floating gate stack proximate the substrate. The floating gate stack comprises a first high-k dielectric layer proximate the substrate, a first metal layer proximate the first high-k dielectric layer, and a second high-k dielectric layer proximate the first metal layer. The memory device comprises a control gate electrode proximate the floating gate stack.Type: GrantFiled: September 14, 2004Date of Patent: November 21, 2006Assignee: Infineon Technologies AGInventors: Hong-Jyh Li, Mark Gardner
-
Patent number: 7135370Abstract: A non-volatile memory (NVM) cell, which uses a storage dielectric as the storage element, has a top dielectric between a gate and the storage dielectric and a bottom dielectric between a semiconductor substrate and the storage dielectric. The top dielectric includes a relatively thick and high k dielectric layer and an interfacial layer. The interfacial layer is very thin and has a higher k than silicon oxide. The bottom dielectric layer is preferably silicon oxide because of its interfacial and tunneling properties. The cell thus has benefits resulting from a well-passivated, high k top dielectric in combination with a bottom dielectric of silicon oxide.Type: GrantFiled: July 1, 2004Date of Patent: November 14, 2006Assignee: Freescale Semiconductor, Inc.Inventor: Frank Kelsey Baker
-
Patent number: 7129136Abstract: A semiconductor memory device which more reliably retains electrons trapped in its charge-trapping regions. A high-dielectric gate insulating film is grown on a semiconductor substrate. This gate insulating film is composed of first and second oxides, where the second oxide has a smaller bandgap than that of the first oxide and is scattered in dot-like form, surrounded by the first oxide. The memory cell is programmed by injecting electrons into a local potential minimum that is produced due to the bandgap difference between the phase-separated first and second oxides.Type: GrantFiled: September 28, 2004Date of Patent: October 31, 2006Assignee: Fujitsu LimitedInventor: Yoshihiro Sugiyama
-
Patent number: 7125771Abstract: Methods of fabricating a nonvolatile memory device are disclosed. A disclosed method comprises forming a first buffer oxide layer and a first buffer nitride layer on a semiconductor substrate; forming an opening through the first buffer nitride layer and the first buffer oxide layer; forming sidewall floating gates on sidewalls within the opening; forming a block oxide layer; forming a polysilicon main gate over the sidewall floating gates; forming first sidewall spacers on the sidewalls of the polysilicon main gate and the sidewall floating gates; forming common source and drain regions in the semiconductor substrate; filling the gap between the polysilicon main gates with an insulating layer; depositing a polysilicon layer for a word line; patterning a word line and the polysilicon main gate in the direction of a word line; and forming second sidewall spacers on the sidewalls of the word line and the polysilicon main gate.Type: GrantFiled: December 30, 2004Date of Patent: October 24, 2006Assignee: Dongbu Electronics Co., Ltd.Inventor: Jin Hyo Jung
-
Patent number: 7118969Abstract: A method of manufacturing a floating gate provides an enhancement for the efficiencies of electron charge and injection. First, a conductive pattern, constituting the floating gate is formed on a substrate. A first insulation layer is formed on a sidewall of the conductive pattern, and then a second insulation layer is formed at an upper portion of the conductive pattern in ways that increase the sharpness of an edge portion where the sidewall and upper portions of the conductive pattern meet. Therefore, electron transference from the floating ate to a control gate is facilitated.Type: GrantFiled: February 27, 2004Date of Patent: October 10, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Kuk Chung, Chang-Rok Moon
-
Patent number: 7118967Abstract: A method of protecting a charge trapping dielectric flash memory cell from UV-induced charging, including fabricating a charge trapping dielectric flash memory cell including a charge trapping dielectric charge storage layer in a semiconductor device; and during processing steps subsequent to formation of the charge trapping dielectric charge storage layer, protecting the charge trapping dielectric flash memory cell from exposure to a level of UV radiation sufficient to deposit a non-erasable charge in the charge trapping dielectric flash memory cell. In one embodiment, the step of protecting is carried out by selecting processes in BEOL fabrication which do not include use, generation or exposure of the semiconductor device to a level of UV radiation sufficient to deposit the non-erasable charge.Type: GrantFiled: February 19, 2003Date of Patent: October 10, 2006Assignee: Spansion, LLCInventors: Minh V. Ngo, Ning Cheng, Jeff P. Erhardt, Clarence B. Ferguson, Cyrus Tabery, John Caffall, Tyagamohan Gottipati, Dawn Hopper
-
Patent number: 7118968Abstract: Roughly described, a floating gate memory cell is fabricated by forming an oxide-nitride dielectric layer above a floating gate of the memory cell and in an oxide growth region not above a floating gate. The nitride layer is removed in the oxide growth region using a mask that protects the nitride layer above the floating gate, and then the bottom oxide layer is removed in the oxide growth region using a wet etch that does not affect the nitride remaining above the floating gate. First and second oxide layers are then formed both above the floating gate and in the oxide growth region, to act as the top layer of ONO above the floating gate and as the gate oxide in the oxide growth region. One of the first and second oxide layers is formed using in-situ steam generation.Type: GrantFiled: August 17, 2004Date of Patent: October 10, 2006Assignee: Macronix International Co., Ltd.Inventor: Jung-Yu Hsieh