Planar Capacitor Patents (Class 438/393)
-
Publication number: 20090148996Abstract: A method of producing a capacitor that includes producing a first electrode having a first surface; forming a recess in an element, walls of the element and the first surface of the first electrode defining the recess, the element having a first surface exterior of the recess; forming a dielectric layer on the element, the dielectric layer oriented against the first surface of the element and against the walls of the element within the recess; polishing off at least a portion of the dielectric layer oriented against the first surface of the element to electrically isolate the portion of the dielectric layer located in the recess from any portion of the dielectric layer remaining outside the recess; and producing a second electrode, the second electrode oriented at least partially within the recess with the dielectric layer oriented between the first electrode and the second electrode.Type: ApplicationFiled: December 5, 2007Publication date: June 11, 2009Applicant: INFINEON TECHNOLOGIES AGInventors: Klaus Goller, Tanja Schest
-
Publication number: 20090147438Abstract: An MIM capacitance element (capacitance lower electrode, capacitance insulation film and capacitance upper electrode) is provided on a first insulation film on a semiconductor substrate. An interlayer insulation film is provided so as to cover the MIM capacitance element and flattened. The interlayer insulation film is provided with a first connection plug connected to the capacitance upper electrode, a first wiring layer, and a second wiring layer. A second insulation film is provided on the interlayer insulation film. The second insulation film is provided with first and second openings. A wiring pull-out portion which connects the first connection plug and the second wiring layer to each other is provided on the second insulation film.Type: ApplicationFiled: December 10, 2008Publication date: June 11, 2009Inventor: Shinji Nishiura
-
Patent number: 7544578Abstract: A method of forming a stochastically based integrated circuit encryption structure includes forming a lower conductive layer over a substrate, forming a short prevention layer over the lower conductive layer, forming an intermediate layer over the short prevention layer, wherein the intermediate layer is characterized by randomly structured nanopore features. An upper conductive layer is formed over the random nanopore structured intermediate layer. The upper conductive layer is patterned into an array of individual cells, wherein a measurable electrical parameter of the individual cells has a random distribution from cell to cell with respect to a reference value of the electrical parameter.Type: GrantFiled: January 3, 2007Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Matthew E. Colburn, Timothy J. Dalton, Michael C. Gaidis, Louis L. C. Hsu, Carl Radens, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 7544580Abstract: A method for manufacturing passive components is disclosed. First, a substrate is provided, and a connecting region, a capacitor region and an inductance region are defined in the substrate. The substrate includes a first metal layer and an insulating layer on the first metal layer. Subsequently, the insulating layer is etched, and then the first metal layer is etched. Thus, an outer connecting pad in the connecting region and a bottom electrode in the capacitor region are formed simultaneously, and a part of the insulating layer on the bottom electrode remains. Thereafter, a dielectric layer is deposited, and then a dual damascene copper process is performed to form an inductance structure and a top electrode of a capacitor in the dielectric layer simultaneously. Next, a passive layer is deposited and an etching process is thereafter performed to expose the outer connecting pad.Type: GrantFiled: December 22, 2006Date of Patent: June 9, 2009Assignee: United Microelectronics Corp.Inventor: Hung-Lin Shih
-
Publication number: 20090141424Abstract: Semiconductor devices and methods of manufacture thereof are disclosed. In one embodiment, a capacitor plate includes a plurality of first parallel conductive members, and a plurality of second parallel conductive members disposed over the plurality of first parallel conductive members. A first base member is coupled to an end of the plurality of first parallel conductive members, and a second base member is coupled to an end of the plurality of second parallel conductive members. A connecting member is disposed between the plurality of first parallel conductive members and the plurality of second parallel conductive members, wherein the connecting member includes at least one elongated via.Type: ApplicationFiled: November 29, 2007Publication date: June 4, 2009Inventors: Hans-Joachim Barth, Erwin Ruderer, Alexander Von Glasow, Philipp Riess, Erdem Kaltalioglu, Peter Baumgartner, Thomas Benetik, Helmut Horst Tews
-
Patent number: 7538006Abstract: A method for forming a vertical natural capacitor in an integrated circuit is disclosed. In one embodiment, the method includes forming a first set of concentric conductive annular structures in a first metal layer of an integrated circuit. The first set includes a first electrode and a second electrode. The method further includes forming a second set of concentric conductive annular structures in a second metal layer of the integrated circuit, the second set being substantially axially concentric with the first set. The second set also includes a first electrode and a second electrode. The method includes coupling, using conductive vias, the first electrode of the first set to the first electrode of the second set, and the second electrode of the first set to the second electrode of the second set.Type: GrantFiled: May 24, 2008Date of Patent: May 26, 2009Assignee: International Business Machines CorporationInventors: Felix Patrick Anderson, Thomas Leddy McDevitt, Anthony Kendall Stamper
-
Publication number: 20090130815Abstract: The semiconductor device comprises a capacitor formed over a semiconductor substrate 10 and including a lower electrode 32, a dielectric film 34 formed over the lower electrode and an upper electrode 36 formed over the dielectric film, a first insulation film 42 formed over the semiconductor substrate and the capacitor, a first interconnection 48 formed over the first insulation film and electrically connected to the capacitor, a first hydrogen diffusion preventive film 50 for preventing the diffusion of hydrogen formed over the first insulation film, covering the first interconnection, a second insulation film 58 formed over the first hydrogen diffusion preventive film and having the surface planarized, a third insulation film 62 formed over the second insulation film, a second interconnection 70b formed over the third insulation film, and a second hydrogen diffusion preventive film 72 for preventing the diffusion of hydrogen formed on the third insulation film, covering the second interconnection.Type: ApplicationFiled: December 2, 2008Publication date: May 21, 2009Applicant: FUJITSU LIMITEDInventors: Naoya Sashida, Tatsuya Yokota
-
Publication number: 20090128993Abstract: A multi-tier capacitor structure has at least one multi-tier conductive layer. At least one conductive via passes through the multi-tier conductive layer. When currents flow through the conductive via, different current paths are presented in the conductive via in response to different current frequency; in other words, different inductor is induced. Therefore, a single plate capacitor structure has function of hierarchical decoupling capacitor effect.Type: ApplicationFiled: July 15, 2008Publication date: May 21, 2009Applicant: Industrial Technology Reaserch InstituteInventors: Shih-Hsien Wu, Min-Lin Lee, Shinn-Juh Lai, Shur-Fen Liu
-
Publication number: 20090127655Abstract: A capacitor for the semiconductor device may include a bottom electrode formed over a semiconductor substrate, a dielectric film pattern formed over the bottom electrode, an insulating member formed over a peripheral portion of the top surface of the dielectric film pattern, and a top electrode formed over the insulating member and dielectric film pattern. Capacitor properties are improved and capacitor values are maintained as constant by reducing a parasitic capacitance generated from edges of a capacitor electrode. Therefore, embodiments make it possible to improve semiconductor device properties and yields.Type: ApplicationFiled: November 8, 2008Publication date: May 21, 2009Inventor: Seung-Min Lee
-
Patent number: 7534693Abstract: A method for forming a capacitor includes providing a metal-containing bottom electrode, forming a capacitor insulator over the metal-containing bottom electrode, forming a metal-containing top electrode over the capacitor insulator, and forming a dielectric-containing field modification layer over the capacitor insulator and at least partially surrounding the metal-containing top electrode. Forming the dielectric-containing field modification layer may include oxidizing a sidewall of the metal-containing field modification layer. A barrier layer may be formed over the capacitor insulator prior to forming the metal-containing top electrode.Type: GrantFiled: January 4, 2006Date of Patent: May 19, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Douglas R. Roberts, Eric D. Luckowski, Shahid Rauf, Peter L. G. Ventzek
-
Publication number: 20090121316Abstract: An electronic component is provided on a substrate. A thin-film capacitor is attached to the substrate, the thin-film capacitor includes a pyrochlore or perovskite dielectric layer between a plurality of electrode layers, the electrode layers being formed from a conductive thin-film material. A reactive barrier layer is deposited over the thin-film capacitor. The reactive barrier layer includes an oxide having an element with more than one valence state, wherein the element with more than one valence state has a molar ratio of the molar amount of the element that is in its highest valence state to its total molar amount in the barrier of 50% to 100%. Optionally layers of other materials may intervene between the capacitor and reactive barrier layer. The reactive barrier layer may be paraelectric and the electronic component may be a tunable capacitor.Type: ApplicationFiled: December 1, 2008Publication date: May 14, 2009Inventors: Marina Zelner, Mircea Capanu, Paul Bun Cheuk Woo, Susan C. Nagy
-
Publication number: 20090121315Abstract: Embodiments of the invention relate to an integrated circuit comprising a carrier, having a capacitor with a first electrode and a second electrode. The first electrode has a dielectric layer A layer sequence is arranged on the carrier, the capacitor being introduced in said layer sequence, wherein the layer sequence has a first supporting layer and a second supporting layer arranged at a distance above the first supporting layer, wherein the first and the second supporting layer adjoin the first electrode of the capacitor. Methods of manufacturing the integrated circuit are also provided.Type: ApplicationFiled: November 12, 2008Publication date: May 14, 2009Inventors: Peter Baars, Stefan Tegen, Klaus Muemmler
-
Publication number: 20090122460Abstract: A semiconductor device includes a semiconductor layer with a first electrode formed by a sintered, conductive, porous granulate and formed in or on the semiconductor layer or in or on at least one insulating layer arranged on the semiconductor layer; furthermore dielectric material covering the surface of the sintered, conductive, porous granulate, and a second electrode at least partially covering the dielectric material, wherein the dielectric material electrically insulates the second electrode from the first electrode.Type: ApplicationFiled: November 12, 2007Publication date: May 14, 2009Inventors: Alexander Gschwandtner, Stefan Pompl, Wolfgang Lehnert, Raimund Foerg
-
Publication number: 20090121318Abstract: A semiconductor device with a multi-layer wiring structure includes a first conductive region: a second conductive region that has an upper surface located in a higher position than the first conductive region with respect to the substrate; an insulating that covers the first and second conductive regions; a wiring groove that is formed in the insulating film so as to expose the second conductive region; a contact hole that is formed in the insulating film so as to expose the first conductive region; and a wiring pattern that fills the wiring groove and the contact hole. In this semiconductor device, the upper surface of the wiring pattern is located on the same plane as the upper surface of the insulating film.Type: ApplicationFiled: October 15, 2008Publication date: May 14, 2009Applicant: FUJITSU LIMITEDInventor: Taiji Ema
-
Patent number: 7531418Abstract: In a method for producing a conductive layer a substrate is provided. On the substrate, a layer includes at least two different metal nitrides. In one embodiment, on a surface of the substrate a first metal nitride layer is deposited, followed by a second metal nitride layer formed thereon. A third metal layer is then deposited on a surface of the second metal nitride layer.Type: GrantFiled: December 8, 2005Date of Patent: May 12, 2009Assignee: Qimonda AGInventors: Bernd Hintze, Stephan Kudelka, Jonas Sundqvist
-
Patent number: 7531417Abstract: A system and method for forming post passivation passive components, such as resistors and capacitors, is described. High quality electrical components, are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.Type: GrantFiled: May 27, 2003Date of Patent: May 12, 2009Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Publication number: 20090102015Abstract: According to one embodiment of the present invention, an integrated circuit includes a plurality of resistivity changing memory cells, each memory cell including a top electrode, a bottom electrode and resistivity changing material being disposed between the top electrode and the bottom electrode. The top electrodes together form a continuous common first electrode. Alternatively, a first continuous common electrode which is electrically connected to all top electrodes is disposed above the top electrodes. A second electrode connectable to a fixed potential is disposed above the first electrode such that the first electrode and the second electrode together form a capacitor.Type: ApplicationFiled: October 17, 2007Publication date: April 23, 2009Inventors: Ulrich Klostermann, Dietmar Gogl
-
Patent number: 7514318Abstract: A method for fabricating non-volatile memory cells is provided. The method includes providing a substrate, forming a first dopant region in the substrate, forming a second dopant region in the first dopant region, growing a first isolation region over a first portion of the substrate, the first dopant region, and the second dopant region, growing a second isolation region over a second portion of the substrate, the first dopant region, and the second dopant region, defining a contact region in the second dopant region, the contact region extending between the first isolation region and the second isolation region, depositing a gate oxide layer to form a first gate dielectric atop the first isolation region and a portion of the contact region, and overlaying a gate conductive layer on top of the gate oxide layer to form a first gate conductor atop the first gate dielectric.Type: GrantFiled: January 18, 2008Date of Patent: April 7, 2009Assignee: Micrel, Inc.Inventor: Paul M. Moore
-
Publication number: 20090085156Abstract: A fabrication process for a MIM capacitor comprises providing a substrate, depositing a first metal layer on a dielectric layer of the substrate, forming an interfacial layer on the first metal layer, wherein the interfacial layer has a hydroxyl terminated surface, depositing a capacitor dielectric layer on the interfacial layer using an ALD process, and depositing a second metal layer on the capacitor dielectric layer. The interfacial layer may be formed by depositing a thin layer of a metal oxide, by oxidizing a surface of the first metal layer with an oxygen plasma, or by evaporating a thin metal oxide onto the surface of the first metal layer.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: Gilbert Dewey, Matthew V. Metz, Jack Kavalieros, Robert S. Chau
-
Patent number: 7510963Abstract: A semiconductor device and manufacturing method thereof include a semiconductor substrate, an interlevel dielectric (ILD) layer formed on the semiconductor substrate, a first contact stud formed in the ILD layer, having a width of an entrance portion adjacent to the surface of the ILD layer larger than the width of a contacting portion adjacent to the semiconductor substrate, and a second contact stud spaced apart from the first contact stud and formed in the ILD layer. The semiconductor device further includes a landing pad formed on the ILD layer to contact the surface of the second contact stud, having a width larger than that of the second contact stud. The second contact stud has a width of a contacting portion that is the same as that of an entrance portion. Also, at least one spacer comprising an etch stopper material is formed on the sidewalls of the landing pad and the etch stopper is formed on the landing pad.Type: GrantFiled: November 16, 2004Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Won-suk Yang, Ki-nam Kim, Hong-sik Jeong
-
Publication number: 20090079029Abstract: A capacitor structure including a substrate, a butting conductive layer, a second dielectric layer, a plurality of openings, a bottom electrode layer, a capacitor dielectric layer, a top electrode layer, and a second metal interconnect layer is provided. The substrate has a first dielectric layer and a first metal interconnect layer located in the first dielectric layer in a non-capacitor region. The butting conductive layer is disposed over the first dielectric layer in a capacitor region. The second dielectric layer is disposed over the first dielectric layer and covers the butting conductive layer. The openings include a first opening exposing a portion of the butting conductive layer and a second opening exposing the first metal interconnect layer. The bottom electrode layer, the capacitor dielectric layer, and the top electrode layer are conformally stacked in the first opening sequentially. The second metal interconnect layer is disposed in the openings.Type: ApplicationFiled: September 20, 2007Publication date: March 26, 2009Applicant: UNITED MICROELECTRONICS CORP.Inventor: Chung-Chih Chen
-
Publication number: 20090075449Abstract: The present invention provides an integrated high voltage capacitor, a method of manufacture therefore, and an integrated circuit chip including the same. The integrated high voltage capacitor, among other features, includes a first capacitor plate (120) located over or in a semiconductor substrate (105), and an insulator (130) located over the first capacitor plate (120), at least a portion of the insulator (130) comprising an interlevel dielectric layer (135, 138, 143, or 148). The integrated high voltage capacitor further includes capacitance uniformity structures (910) located at least partially within the insulator (130) and a second capacitor plate (160) located over the insulator (130).Type: ApplicationFiled: November 24, 2008Publication date: March 19, 2009Inventors: DAVID L. LARKIN, LILY X. SPRINGER, MAKOTO TAKEMURA, ASHISH V. GOKHALE, DHAVAL A. SARAIYA
-
Patent number: 7504302Abstract: A non-volatile memory cell can include a substrate, an active region overlying the substrate, and a capacitor structure overlying the substrate. From a plan view, the capacitor structure surrounds the active region. In one embodiment, the non-volatile memory cell includes a floating gate electrode and a control gate electrode. The capacitor structure comprises a first capacitor portion, and the first capacitor portion comprises a first capacitor electrode and a second capacitor electrode. The first capacitor electrode is electrically connected to the floating gate electrode, and the second capacitor electrode is electrically connected to the control gate electrode. A process for forming the non-volatile memory cell can include forming an active region over a substrate, and forming a capacitor structure over the substrate, wherein from a plan view, the capacitor structure surrounds the active region.Type: GrantFiled: March 18, 2005Date of Patent: March 17, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Leo Mathew, Ramachandran Muralidhar, Tab A. Stephens
-
Publication number: 20090065897Abstract: A M-I-M capacitor semiconductor device capable of enhancing the reliability and capacitance of a capacitor and maximizing the integration density of the device, and a method of fabricating the same are disclosed. The semiconductor device includes a semiconductor substrate, a capacitor lower metal layer formed over the semiconductor substrate, a SiN capacitor dielectric layer having a thickness of approximately 30 nm or less formed over the capacitor lower metal layer, and a capacitor upper metal layer formed over a portion of the capacitor dielectric layer and overlapping with the capacitor lower metal layer.Type: ApplicationFiled: September 4, 2008Publication date: March 12, 2009Inventor: Han-Choon Lee
-
Publication number: 20090065836Abstract: A semiconductor device having an MIM capacitor and a method of manufacturing the same. In one example embodiment, a semiconductor device having an MIM capacitor includes a lower electrode including a pair of metal patterns spaced apart from each other, a dielectric formed so as to cover the surfaces of the spaced-apart metal patterns of the lower electrode, a metal plug formed on the dielectric, and an upper electrode made of a metal and formed on the metal plug.Type: ApplicationFiled: August 4, 2008Publication date: March 12, 2009Applicant: DONGBU HITEK CO., LTD.Inventor: Min Seok KIM
-
Publication number: 20090057827Abstract: As for electrode pads for a semiconductor integrated circuit element, some of electrode pads for signal transmission are coupled to Ti films. Others of the electrode pads for signal transmission are coupled to electrode pads through wiring routed in multilayer wiring. Electrode pads for power supply are coupled to electrode pads to which power lines at potentials different from each other are coupled through wiring. The electrode pads are also coupled to Al foils (anodes). Electrode pads for grounding are coupled to electrode pads to which ground lines are coupled through wiring. The electrode pads are also coupled to conductive polymer films (cathodes).Type: ApplicationFiled: May 30, 2008Publication date: March 5, 2009Applicant: FUJITSU LIMITEDInventors: Takeshi SHIOGA, Masataka MIZUKOSHI, Kazuaki KURIHARA
-
Publication number: 20090057889Abstract: One aspect of the invention provides a semiconductor device that includes a microchip having an outermost surface. First and second bond pads are located on the microchip and near the outermost surface. A first UBM contact is located on the outermost surface and between the first and second bond pads. The first UBM contact is offset from the first bond pad. A second UBM contact is located on the outermost surface and between the first and second bond pads. The second UBM contact is offset from the second bond pad, and a capacitor supported by the microchip is located between the first and second UBM contacts.Type: ApplicationFiled: March 14, 2008Publication date: March 5, 2009Applicant: Texas Instruments Inc.Inventors: Rajen M. Murugan, Robert F. McCarthy, Baher S. Haroun, Peter R. Harper
-
Patent number: 7498219Abstract: Semiconductor devices and fabrication methods are provided in which a capacitor dielectric is provided with phosphorus or other n-type dopants through implantation of other techniques to reduce the voltage coefficient of capacitance and/or the dielectric absorption of the capacitor.Type: GrantFiled: April 15, 2003Date of Patent: March 3, 2009Assignee: Texas Instruments IncorporatedInventors: Weidong Tian, Jozef Mitros, Victor Ivanov
-
Publication number: 20090035913Abstract: Deposited thin-film dielectrics having columnar grains and high dielectric constants are formed on heat treated and polished metal foil. The sputtered dielectrics are annealed at low oxygen partial pressures.Type: ApplicationFiled: August 2, 2007Publication date: February 5, 2009Applicant: E.I. DU PONT DE NEMOURS AND COMPANYInventors: Lijie Bao, Zhigang Rick Li, Damien F. Reardon, James F. Ryley, Cengiz Ahmet Palanduz
-
Publication number: 20090029519Abstract: Embodiments relate to a method of manufacturing an MIM capacitor, which is capable of obtaining a desired capacitance by controlling a k value of insulator thin film formed between bottom and top electrodes by adjusting a plasma doping condition. An MIM capacitor may be manufactured by forming a bottom electrode over a semiconductor substrate. An insulator thin film may be formed over the bottom electrode. A k value of the insulator thin film may be adjusted to an optional range by performing a plasma nitridation doping process on the insulator thin film. A top electrode may be formed over the insulator thin film.Type: ApplicationFiled: July 8, 2008Publication date: January 29, 2009Inventor: Joo-Hyun Lee
-
Patent number: 7482242Abstract: Example embodiments relate to a capacitor, a method of forming the same, a semiconductor device having the capacitor and a method of manufacturing the same. Other example embodiments are directed to a capacitor having an upper electrode structure including a first upper electrode and a second upper electrode, a method of forming the same, a semiconductor device having the capacitor and a method of manufacturing the same. In a method of forming a capacitor, a lower electrode may be formed on a substrate, and then a dielectric layer may be formed on the lower electrode. An upper electrode structure may be formed on the dielectric layer. The upper electrode structure may include a first upper electrode and a second upper electrode. The second upper electrode may include at least two of a silicon layer, a first silicon germanium layer and a second silicon germanium layer doped with p-type impurities.Type: GrantFiled: September 20, 2006Date of Patent: January 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Bum Park, Woo-Sung Lee, Nam-Kyu Kim, Jung-Hee Chung, Jae-Hyoung Choi
-
Publication number: 20090023264Abstract: A method of making planar-type bottom electrode for semiconductor device is disclosed. A sacrificial layer structure is formed on a substrate. Multiple first trenches are defined in the sacrificial layer structure, wherein those first trenches are arranged in a first direction. The first trenches are filled with insulating material to form an insulating layer in each first trench. Multiple second trenches are defined in the sacrificial layer structure between the insulating layers, and are arranged in a second direction such that the second trenches intersect the first trenches. The second trenches are filled with bottom electrode material to form a bottom electrode layer in each second trench. The insulating layers separate respectively the bottom electrode layers apart from each other. Lastly, removing the sacrificial layer structure defines a receiving space by two adjacent insulating layers and two adjacent bottom electrode layers.Type: ApplicationFiled: March 18, 2008Publication date: January 22, 2009Inventors: Hsiao-Che Wu, Ming-Yen Li, Wen-Li Tsai
-
Patent number: 7479439Abstract: A semiconductor-insulator-silicide (SIS) capacitor is formed by depositing a thin silicon containing layer on a salicide mask dielectric layer, followed by lithographic patterning of the stack and metallization of the thin silicon containing layer and other exposed semiconductor portions of a semiconductor substrate. The thin silicon containing layer is fully reacted during metallization and consequently converted to a silicide alloy layer, which is a first electrode of a capacitor. The salicide mask dielectric layer is the capacitor dielectric. The second electrode of the capacitor may be a doped polycrystalline silicon containing layer, a doped single crystalline semiconductor region, or another doped polycrystalline silicon containing layer disposed on the doped polycrystalline silicon containing layer. The SIS insulator may further comprise other dielectric layers and conductive layers to increase capacitance per area.Type: GrantFiled: April 20, 2007Date of Patent: January 20, 2009Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Zhong-Xiang He, Robert M. Rassel, Richard J. Rassel, Stephen A. St Onge
-
Publication number: 20090014831Abstract: An electronic device (ICD) comprises an integrated circuit (AIC) and a capacitance element (PIC). The integrated circuit (AIC) is provided with a plurality of circuit contact pairs (CI). The capacitance element (PIC) is provided with a plurality of capacitance contact pairs (CC). A capacitance is present between each of at least part of the capacitance contact pairs (CC). The plurality of capacitance contact pairs (CC) faces the plurality of circuit contact pairs (CI). At least a part of the capacitance contact pairs (CC) is electrically coupled in a pair-by-pair manner to at least a part of the circuit contact pairs (CI).Type: ApplicationFiled: July 7, 2005Publication date: January 15, 2009Inventor: Joop Van Lammeren
-
Publication number: 20090017592Abstract: A siloxane polymer composition includes an organic solvent in an amount of about 93 percent by weight to about 98 percent by weight, based on a total weight of the siloxane polymer composition, and a siloxane complex in an amount of about 2 percent by weight to about 7 percent by weight, based on the total weight of the siloxane polymer composition, the siloxane complex including a siloxane polymer with an introduced carboxylic acid and being represented by Formula 1 below, wherein each of R1, R2 R3, and R4 independently represents H, OH, CH3, C2H5, C3H7, C4H9 or C5H11, R? represents CH2, C2H4, C3H6, C4H8, C5H10 or C6H12, and n represents a positive integer so the siloxane polymer of the siloxane complex has a number average molecular weight of about 4,000 to about 5,000.Type: ApplicationFiled: July 9, 2008Publication date: January 15, 2009Inventors: Kyoung-Mi Kim, Young-Ho Kim, Youn-Kyung Wang, Mi-Ra Park
-
Publication number: 20090004809Abstract: A MIM capacitor is formed on a semiconductor substrate having a top surface and including regions formed in the surface selected from a Shallow Trench Isolation (STI) region and a doped well having exterior surfaces coplanar with the semiconductor substrate. A capacitor lower plate is either a lower electrode formed on the STI region in the semiconductor substrate or a lower electrode formed by a doped well formed in the top surface of the semiconductor substrate that may have a silicide surface. A capacitor HiK dielectric layer is formed on or above the lower plate. A capacitor second plate is formed on the HiK dielectric layer above the capacitor lower plate. A dual capacitor structure with a top plate may be formed above the second plate with vias connected to the lower plate protected from the second plate by side wall spacers.Type: ApplicationFiled: January 8, 2008Publication date: January 1, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anil Kumar Chinthakindi, Douglas Duane Coolbaugh, Keith Edward Downes, Ebenezer E. Eshun, Zhong-Xiang He, Robert Mark Rassel, Anthony Kendall Stamper, Kunal Vaed
-
Publication number: 20090001514Abstract: A metal-insulator-metal (MIM) capacitor may include a lower metal layer including a lower metal layer including a first lower metal layer and a second lower metal layer formed on a semiconductor substrate, an upper metal layer including a first upper metal layer and a second upper metal layer formed on the lower metal layer, a capacitor dielectric layer formed between the lower metal layer and the upper metal layer, a first bonding metal layer formed on the upper metal layer and a second bonding metal layer formed on the lower metal layer, a first connection wiring formed between the upper metal layer and the first bonding metal layer for directly connect the upper metal layer to the first bonding metal layer, and a second connection wiring formed between the lower metal layer and the second bonding metal layer for directly connecting the lower metal layer to the second bonding metal layer.Type: ApplicationFiled: June 19, 2008Publication date: January 1, 2009Inventor: Hyun-Su Bae
-
Publication number: 20090001509Abstract: A circuit system includes: forming a first electrode over a substrate; applying a dielectric layer over the first electrode and the substrate; forming a second electrode over the dielectric layer; and forming a dielectric structure from the dielectric layer with the dielectric structure within a first horizontal boundary of the first electrode.Type: ApplicationFiled: June 28, 2007Publication date: January 1, 2009Inventor: Yaojian Lin
-
Patent number: 7470596Abstract: Capacitors having a horizontally folded dielectric layer and methods of manufacturing is the same are provided. An example method for manufacturing a capacitor includes forming a first insulating layer pattern above a substrate, forming a first silicon epitaxial growth layer above a region of the silicon substrate exposed by the first insulating layer pattern through epitaxial growth of a first silicon layer, selectively etching the first insulating layer pattern, forming a dielectric layer pattern above the lateral surface of the first silicon epitaxial growth layer in a shape of a spacer, and forming a second silicon epitaxial growth layer above the silicon substrate through epitaxial growth of a second silicon layer. A capacitor including electrodes made of the first and second silicon epitaxial growth layers with the dielectric layer pattern formed therebetween may be formed by such a method.Type: GrantFiled: November 28, 2005Date of Patent: December 30, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Hyuk Woo
-
Publication number: 20080315430Abstract: A method of fabricating an integrated circuit including arranging a nanowire with a first end portion thereof at a first contact surface of a first electrical contact and with a second end portion sticking up from the first contact surface, and embedding at least part of the nanowire in dielectric material.Type: ApplicationFiled: June 22, 2007Publication date: December 25, 2008Applicant: QIMONDA AGInventors: WALTER M. WEBER, Franz Kreupl, Eugen Unger
-
Publication number: 20080305606Abstract: Disclosed are embodiments of a capacitor with inter-digitated vertical plates and a method of forming the capacitor such that the effective gap distance between plates is reduced. This gap width reduction significantly increases the capacitance density of the capacitor. Gap width reduction is accomplished during back end of the line processing by masking connecting points with nodes, by etching the dielectric material from between the vertical plates and by etching a sacrificial material from below the vertical plates. Etching of the dielectric material from between the plates forms air gaps and various techniques can be used to cause the plates to collapse in on these air gaps, once the sacrificial material is removed. Any remaining air gaps can be filled by depositing a second dielectric material (e.g., a high k dielectric), which will further increase the capacitance density and will encapsulate the capacitor in order to make the reduced distance between the vertical plates permanent.Type: ApplicationFiled: August 20, 2008Publication date: December 11, 2008Applicant: International Business Machines CorporationInventor: Anil K. Chinthakindi
-
Publication number: 20080305572Abstract: There are provided a method of fabricating an image device having a capacitor and an image device fabricated thereby. The method comprises preparing a substrate having a pixel region and a peripheral circuit region. A lower electrode containing silicon is formed on the substrate of the peripheral circuit region. A capacitor dielectric layer is formed by sequentially stacking a first dielectric layer and a second dielectric layer on the lower electrode, and the first dielectric layer and the second dielectric layer have a different dielectric constant from each other. In this case, one of the first and second dielectric layers is a dielectric layer grown from a material layer formed thereunder and has a lower dielectric constant than that of the other. An upper electrode is formed on the capacitor dielectric layer.Type: ApplicationFiled: June 3, 2008Publication date: December 11, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Sub YOU, Dae-Han YOO, Yong-Woo HYUNG, Jae-Jong HAN, Bi-O KIM, Gil-Hwan SON
-
Patent number: 7462535Abstract: A semiconductor device having an analog capacitor and a method of fabricating the same are disclosed. The semiconductor device includes a bottom plate electrode disposed at a predetermined region of a semiconductor substrate, and an upper plate electrode having a region overlapped with the bottom plate electrode thereon. The upper plate electrode and the bottom plate electrode are formed of a metal compound. A capacitor dielectric layer is interposed between the bottom plate electrode and the upper plate electrode. A bottom electrode plug and an upper electrode plug are connected to the bottom plate electrode and the upper plate electrode through the interlayer dielectric layer.Type: GrantFiled: March 9, 2005Date of Patent: December 9, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Young Lee, Sang-Hoon Park
-
Publication number: 20080290444Abstract: A semiconductor device comprises an integrated circuit formed on a substrate with a signal interface and at least one isolator capacitor. The integrated circuit comprises a plurality of interleaved inter-metal dielectric layers and interlayer dielectrics formed on the substrate, a thick passivation layer formed on the plurality of the interleaved inter-metal dielectric layers and interlayer dielectrics, and a thick metal layer formed on the thick passivation layer. The thick passivation layer has a thickness selected to be greater than the isolation thickness whereby testing for defects is eliminated. The one or more isolator capacitors comprise the thick metal layer and a metal layer in the plurality of interleaved inter-metal dielectric layers and interlayer dielectrics separated by the thick passivation layer as an insulator.Type: ApplicationFiled: May 24, 2007Publication date: November 27, 2008Inventors: Philip John Crawley, Sajol Ghoshal
-
Publication number: 20080277761Abstract: An integrated circuit includes a substrate having a semiconducting surface, and at least one isolation capacitor on the surface. The capacitor includes a bottom electrically conductive plate in or on the surface, a multi-layer dielectric comprising stack over the bottom plate, and a top electrically conductive plate formed over the dielectric stack. The dielectric stack comprises at least one layer of silicon dioxide and at least one layer of silicon nitride, wherein the layer of silicon nitride is located immediately below or immediately above the top plate.Type: ApplicationFiled: January 30, 2008Publication date: November 13, 2008Inventors: Pushpa Mahalingam, David C. Guiling, Sunny K. Lee, Ramon F. Figueroa, Weidong Tian, Yvonne D. Patton, Imran M. Khan
-
Publication number: 20080277760Abstract: An integrated circuit device includes a substrate with a first layer situated on the substrate. The first layer defines a first opening with a cover layer deposited on the first layer and coating a sidewall portion of the first opening. A second layer is situated on the cover layer. The second layer defines a second opening extending through the second layer and through the cover layer to connect the first and second openings.Type: ApplicationFiled: May 7, 2007Publication date: November 13, 2008Applicant: QIMONDA AGInventors: Daniel Kohler, Manfred Engelhardt, Peter Baars, Hans-Peter Sperlich
-
Publication number: 20080277762Abstract: A semiconductor device includes a lower electrode provided on a semiconductor substrate, an upper electrode provided on the lower electrode to overlap a part of the lower electrode, a first insulating film provided between the lower electrode and the upper electrode, and a second insulating film provided in contact with an upper part of the upper electrode and on the upper part of the lower electrode, and having a density higher than that of the first insulating film, the second insulating film covering a side surface and a top surface of the upper electrode.Type: ApplicationFiled: April 11, 2008Publication date: November 13, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Toshiyuki Takewaki, Daisuke Oshida, Takuji Onuma
-
Patent number: 7449381Abstract: A method of forming a capacitive substrate in which at least one capacitive dielectric layer of material is screen or ink jet printed onto a conductor and the substrate is thereafter processed further, including the addition of thru-holes to couple selected elements within the substrate to form at least two capacitors as internal elements of the substrate. The capacitive substrate may be incorporated within a larger circuitized substrate, e.g., to form an electrical assembly. A method of making an information handling system including such substrates is also provided.Type: GrantFiled: February 13, 2006Date of Patent: November 11, 2008Assignee: Endicott Interconect Technologies, Inc.Inventors: Rabindra N. Das, John M. Lauffer, How T. Lin, Voya R. Markovich
-
Patent number: 7446013Abstract: Disclosed is a method of measuring a pattern shift in a semiconductor device. The method measures a mobility or shift distance of a stepped portion occurring between a buried layer surface and a substrate surface during an epitaxial process on the buried layer. The method includes the steps of: recognizing a first width ratio of a metallic wiring over a stepped pattern in an insulation film shifted by a certain distance and measuring a first capacitance value of a capacitor including the metallic wiring, forming a first pattern having a second width ratio different from the first width ratio, measuring a capacitance value of the first pattern, forming multiple patterns having width ratios different from the first and second width ratios, measuring capacitance values of the multiple patterns, establishing reference values using the measured capacitance values, and comparing the first capacitance value with any one of the established reference values to recognize a shift distance of the stepped pattern.Type: GrantFiled: October 26, 2006Date of Patent: November 4, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Woong Je Sung
-
Publication number: 20080265371Abstract: A capacitor unit includes a first capacitor and a second capacitor. The first capacitor includes a first lower electrode, a first dielectric layer pattern and a first upper electrode sequentially stacked. The first capacitor includes a first control layer pattern for controlling a voltage coefficient of capacitance (VCC) of the first capacitor between the first lower electrode and the first dielectric layer pattern. The second capacitor includes a second lower electrode, a second dielectric layer pattern and a second upper electrode sequentially stacked. The second lower electrode is electrically connected to the first upper electrode, and the second upper electrode is electrically connected to the second lower electrode. The second capacitor includes a second control layer pattern for controlling a VCC of the second capacitor between the second lower electrode and the second dielectric layer pattern.Type: ApplicationFiled: April 21, 2008Publication date: October 30, 2008Inventors: Jung-Min Park, Seok-Jun Won, Min-Woo Song, Weon-Hong Kim