Planar Capacitor Patents (Class 438/393)
-
Patent number: 7335569Abstract: The invention describes an in-situ method of fabricating a metal insulator metal (MIM) capacitor and products formed by the same. The method utilizes atomic layer deposition (ALD) or metal-organic chemical vapor deposition (MOCVD). In the method, a metal precursor is sequentially reacted with a nitrogen source, oxidant, and then a nitrogen source again. Reaction with the nitrogen source generates the outermost conductive metal nitride (MN) layers (121). Reaction with the oxidant generates an inner dielectric metal oxide (MOx) layer (110). Alternatively, or in addition, the metal precursor can be reacted with a mixture of oxidant and nitrogen source to generate inner dielectric layer(s) (231, 232, 310) of metal oxynitride (MOxNy). Because the same metal is used throughout the capacitor, the layers in the MIM capacitor exhibits excellent compatibility and stability.Type: GrantFiled: July 18, 2003Date of Patent: February 26, 2008Assignee: Aviza Technology, Inc.Inventor: Yoshihide Senzaki
-
Patent number: 7335531Abstract: A semiconductor device including a semiconductor device package providing a capacitor in its circuit board and a semiconductor chip mounted on that package, wherein the capacitor is provided directly under a semiconductor chip mounting surface of the circuit board on which the semiconductor chip is to be mounted and the conductor circuit electrically connecting the semiconductor chip and capacitor is made the shortest distance by having the external connection terminals of the capacitor directly connected to the other surface of the connection pads exposed at one surface at the semiconductor chip mounting surface of the circuit board and to which the electrode terminals of the semiconductor chip are to be directly connected.Type: GrantFiled: May 17, 2005Date of Patent: February 26, 2008Assignee: Shinko Electric Industries, Co;, Ltd.Inventors: Takahiro Iijima, Akio Rokugawa
-
Patent number: 7332401Abstract: An electrode structure includes a first layer of conductive material and a dielectric layer formed on a surface of the first layer. An opening is formed in the dielectric layer to expose a portion of the surface of the first layer. A binding layer is formed on the dielectric layer and on the exposed portion of the surface of the first layer and a second layer of conductive material is formed on the conductive binding layer. The binding layer can be an oxide and the second layer a conductive material that is diffusible into an oxide. The electrode structure can be annealed to cause conductive material from the second layer to be chemisorbed into the binding layer to improve adhesion between the first and second layers. A programmable cell can be formed by forming a doped glass layer in the electrode structure.Type: GrantFiled: June 24, 2004Date of Patent: February 19, 2008Assignee: Micron Technology, Ing.Inventors: John T. Moore, Joseph F. Brooks
-
Publication number: 20080022777Abstract: A capacitive pressure sensing device comprising, a base member, a diaphragm member deflectable under an external pressure, a cantilever member disposed between the base member and the diaphragm member and supported on a support structure, wherein the base member and the cantilever member form a capacitor structure of the device and wherein deflection of the diaphragm member beyond a threshold value causes the cantilever member to deflect to cause a capacitive change in the capacitor structure.Type: ApplicationFiled: December 3, 2004Publication date: January 31, 2008Inventors: Woei Wan Tan, Pei Ge, Eng Hock Francis Tay, Jyh Siong Phang
-
Publication number: 20080020540Abstract: The present invention provides an MIM capacitor using a high-k dielectric film preventing degradation of breakdown field strength of the MIM capacitor and suppressing the increase of the leakage current. The MIM capacitor comprises a first metal interconnect, a fabricated capacitance film, a fabricated upper electrode, and a third metal interconnect. The MIM capacitor is realized by forming an interlayer dielectric film comprising silicon oxide so as to cover the first metal interconnect, then forming a first opening in the interlayer dielectric film to a region corresponding to a via hole layer in the interlayer dielectric film just above the first metal interconnect so as not to expose the upper surface of the first metal interconnect, then forming a second opening to the inside of the first opening so as to expose the surface of the first metal interconnect and then forming a capacitance film and a third metal interconnect.Type: ApplicationFiled: June 15, 2007Publication date: January 24, 2008Inventors: Kenichi TAKEDA, Tsuyoshi Fujiwara, Toshinori Imai
-
Publication number: 20080018419Abstract: A device fabricated on a chip is disclosed. The device generally includes (A) a first pattern and a second pattern both created in an intermediate conductive layer of the chip, (B) at least one via created in an insulating layer above the intermediate conductive layer and (C) a first bump created in a top conductive layer above the insulating layer. The first pattern generally establishes a first of a plurality of plates of a first capacitor. The via may be aligned with the second pattern. The first bump may (i) be located directly above the first plate, (ii) establish a second of the plates of the first capacitor, (iii) be suitable for flip-chip bonding and (iv) connect to the second pattern through the via such that both of the plates of the first capacitor are accessible in the intermediate conductive layer.Type: ApplicationFiled: April 27, 2007Publication date: January 24, 2008Inventors: Yikui Jen Dong, Steven L. Howard, Freeman Y. Zhong, David S. Lowrie
-
Patent number: 7320923Abstract: A method for forming a resistor of high value in a semiconductor substrate including forming a stack of a first insulating layer, a first conductive layer, a second insulating layer, and a third insulating layer, the third insulating layer being selectively etchable with respect to the second insulating layer; etching the stack, to expose the substrate and keep the stack in the form of a line; forming insulating spacers on the lateral walls of the line; performing an epitaxial growth of a single-crystal semiconductor on the substrate, on either side of the line; selectively removing the third insulating layer to partially expose the second insulating layer at a predetermined location; and depositing and etching a conductive material to fill the cavity formed by the previous removal of the third insulating layer.Type: GrantFiled: December 16, 2005Date of Patent: January 22, 2008Assignee: STMicroelectronics Crolles 2 SASInventors: Bertrand Borot, Philippe Coronel
-
Publication number: 20080001197Abstract: A lower electrode projects outward from a common end face of an upper electrode and a capacitor film. A protective film, which is made of a different material from the capacitor film, is deposited on top of a part of the lower electrode outside the end face. The protective film also extends to the position at a certain distance inward from the end face, so that it is placed between the capacitor film and the lower electrode. The capacitor film thereby has a stepped surface near the end face due to the presence of the protective film, which suppresses the progress of damage during etching of the upper electrode and the capacitor film. Further, the protective film prevents the occurrence of damage in the lower electrode.Type: ApplicationFiled: June 15, 2007Publication date: January 3, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Yasuhiro Kawakatsu, Hitoshi Abiko, Hirofumi Nikaido, Nobuyuki Katsuki, Michihiro Kobayashi
-
Publication number: 20080003764Abstract: A method of forming a pre-patterned high-k dielectric film onto a support layer. The method includes: providing a support layer; providing a template defining template openings therein exhibiting a pattern that is a mirror image of a pattern of the pre-patterned high-k dielectric film; disposing the template onto the support layer; providing a high-k precursor material inside the template openings; curing the high-k precursor material inside the template openings to yield a cured film; and removing the template from the support layer after curing to leave the cured film on the conductive film.Type: ApplicationFiled: June 30, 2006Publication date: January 3, 2008Inventors: Huankiat Seh, Yongki Min
-
Patent number: 7314806Abstract: A metal-oxy-nitride seed dielectric layer can be formed on a metal-nitride lower electrode of a metal-insulator-metal (MIM) type capacitor. The metal-oxy-nitride seed dielectric layer can act as a barrier layer to reduce a reaction with the metal-nitride lower electrode during, for example, backend processing used to form upper levels of metallization/structures in an integrated circuit including the MIM type capacitor. Nitrogen included in the metal-oxy-nitride seed dielectric layer can reduce the type of reaction, which may occur in conventional type MIM capacitors. A metal-oxide main dielectric layer can be formed on the metal-oxy-nitride seed dielectric layer and can remain separate from the metal-oxy-nitride seed dielectric layer in the MIM type capacitor. The metal-oxide main dielectric layer can be stabilized (using, for example, a thermal or plasma treatment) to remove defects (such as carbon) therefrom and to adjust the stoichiometry of the metal-oxide main dielectric layer.Type: GrantFiled: April 1, 2005Date of Patent: January 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-hyoung Choi, Sung-tae Kim, Ki-chul Kim, Cha-young Yoo, Jeong-hee Chung, Se-hoon Oh, Jeong-sik Choi
-
Patent number: 7312116Abstract: In a method of forming a metal-insulator-metal (MIM) capacitor in a semiconductor device, after forming a capacitor insulation layer on a lower metal layer of the MIM capacitor, an upper electrode is formed by ion implantation into the capacitor insulation layer and silicidation, without a typical reactive ion etching process. Consequently, damage to the capacitor insulation layer can be minimized, and the area of the capacitor need not increase.Type: GrantFiled: December 20, 2005Date of Patent: December 25, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Joo-Hyun Lee
-
Patent number: 7310238Abstract: The present invention provides a thin-film embedded capacitance having a substantial electrostatic capacity per unit area, and a method for manufacturing thereof. A thin film embedded capacitance comprising: a metallic thin-film for wiring made of a metallic material in a non-yield state; the first electrode formed on the film for wiring; a dielectric material layer formed on the first electrode and the film for wiring, at a temperature not lower than ordinary room temperature to lower than a yield temperature of the film for wiring, having a coefficient of thermal expansion lower than that the film for wiring; and the second electrode formed on the dielectric material layer, and a method for manufacturing thereof.Type: GrantFiled: August 3, 2006Date of Patent: December 18, 2007Assignee: Ibiden Co., Ltd.Inventor: Kiyotaka Tsukada
-
Patent number: 7306987Abstract: A capacitor structure and a method of fabricating the capacitor structure wherein. The lower electrode and the upper electrode are constructed to be separated from each other by a predetermined interval and to be engaged with each other using a series of alternating ridges so that an effective surface area can increase within a limited area.Type: GrantFiled: December 29, 2005Date of Patent: December 11, 2007Assignee: Dongbu Electronics Co., Ltd.Inventors: Chee Hong Choi, Dong Yeal Keum
-
Patent number: 7307000Abstract: A capacitor for a semiconductor device includes a first inter metal dielectric layer is disposed on a substrate. A first electrode is disposed on the first inter metal dielectric layer. A second electrode partially overlaps the first electrode. A first dielectric layer is disposed between the first and second electrodes. A third electrode partially overlaps the second electrode. A second dielectric layer is disposed between the second and third electrodes. An etch stop layer is disposed on the first, second, and third electrodes. A second inter metal dielectric layer is formed on the etch stop layer and includes first, second, and third via holes exposing the first and third electrodes and the etch stop layer. First, second, and third plugs are disposed in the first, second, and third via holes.Type: GrantFiled: March 6, 2006Date of Patent: December 11, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Chee Hong Choi
-
Publication number: 20070278620Abstract: A semiconductor device incorporating a capacitor and a method of fabricating the same include a first inter-layer dielectric film formed on a semiconductor substrate, a first electrode pattern formed on the first inter-layer dielectric film, and a capacitor region self-aligned to the first electrode pattern and in which the first inter-layer dielectric film is etched. An MIM capacitor is conformably formed on the sidewall of the first electrode pattern in the capacitor region. In the capacitor region, a first hollow region is formed enclosed by the MIM capacitor and a second electrode pattern fills the first hollow region. The second electrode pattern has a sidewall opposite to the sidewall of the first electrode pattern. The MIM capacitor is conformably formed in the capacitor region that is deepened more than a thickness of an interconnection layer, so that it has a capacitor area wider than an area contacting with the interconnection layer.Type: ApplicationFiled: May 29, 2007Publication date: December 6, 2007Applicant: Samsung Electronics, Co., Ltd.Inventor: Jun-Pyo Hong
-
Patent number: 7300852Abstract: A method for manufacturing a capacitor of a semiconductor element including: forming a bottom electrode of the capacitor on a semiconductor substrate; performing rapid thermal nitrification (RTN) on the upper surface of the bottom electrode; performing a thermal process on the obtained structure having the bottom electrode in a furnace under a nitride atmosphere to eliminate stress generated by the RTN; forming Al2O3 and HfO2 dielectric films on the nitrified bottom electrode; and forming a plate electrode of the capacitor on the Al2O3 and HfO2 dielectric films. The thermal process is performed after the RTN performed on the surface of the bottom electrode, so that stress, generated from the RTN, is alleviated, thereby allowing the capacitor to obtain a high capacitance and lowering leakage current.Type: GrantFiled: March 24, 2005Date of Patent: November 27, 2007Assignee: Hynix Semiconductor Inc.Inventors: Ho Jin Cho, Jun Soo Chang, Eun A. Lee, Su Jin Chae, Young Dae Kim
-
Patent number: 7297989Abstract: Disclosed are a diboride single crystal substrate which has a cleavage plane as same as that of a nitride compound semiconductor and is electrically conductive; a semiconductor laser diode and a semiconductor device using such a substrate and methods of their manufacture wherein the substrate is a single crystal substrate 1 of diboride XB2 (where X is either Zr or Ti) which is facially oriented in a (0001) plane 2 and has a thickness of 0.1 mm or less. The substrate 1 is permitted cleaving and splitting along a (10-10) plane 4 with ease. Using this substrate to form a semiconductor laser diode of a nitride compound, a vertical structure device can be realized. Resonant planes of a semiconductor laser diode with a minimum of loss can be fabricated by splitting the device in a direction parallel to the (10-10) plane. A method of manufacture that eliminates a margin of cutting is also realized.Type: GrantFiled: August 21, 2003Date of Patent: November 20, 2007Assignees: National Institute for Materials Science, Kyocera CorporationInventors: Shigeki Otani, Hiroyuki Kinoshita, Hiroyuki Matsunami, Jun Suda, Hiroshi Amano, Isamu Akasaki, Satoshi Kamiyama
-
Patent number: 7288460Abstract: A structure and method including an anodic metal oxide substrate used to form a capacitor are described herein.Type: GrantFiled: January 6, 2006Date of Patent: October 30, 2007Assignee: Intel CorporationInventor: Larry E. Mosley
-
Patent number: 7284307Abstract: A method for manufacturing a wiring board, comprising the steps of: forming a first electrode layer having first and second opening portions, forming a dielectric layer formed on the first electrode layer and having third and fourth opening portions, forming a second electrode layer formed on the dielectric layer and having fifth and sixth opening portions, wherein the first electrode layer, the dielectric layer, and the second electrode layer form a capacitor; forming an insulating layer inside a first opening defined by the first, third, and fifth opening portions, and a second opening defined by the second, fourth, and sixth opening portions; using a laser beam having a processing diameter to form first and second via holes extending through the insulating layer formed inside the first and second openings, respectively; and forming first and second via wiring portions in the first and second via holes, respectively.Type: GrantFiled: October 19, 2005Date of Patent: October 23, 2007Assignee: Shinko Electric Industries Co., Ltd.Inventors: Tomoo Yamasaki, Noriyoshi Shimizu, Kiyoshi Oi
-
Patent number: 7282419Abstract: The invention is directed to a thin-film capacitor device that is adapted to be mounted on a printed wiring board together with an LSI device. After forming a plurality of grooves in a core substrate, a first conductive film is formed, and a first conductor is filled into each groove. After forming a metal film on the first conductive film, a dielectric film is generated by selective anodic oxidation of the metal film. A second conductive film is formed on the dielectric film, and an electrode connected to the second conductive film is formed. After removing the back surface of the core substrate until the grooves are exposed therein, an electrode for connection to the first conductor in each groove is formed. A capacitor is formed by the first conductive film and second conductive film sandwiching the dielectric film therebetween.Type: GrantFiled: April 12, 2005Date of Patent: October 16, 2007Assignee: Shinko Electric Industries Co., Ltd.Inventors: Tomoo Yamasaki, Kiyoshi Ooi, Akio Rokugawa
-
Patent number: 7276422Abstract: A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.Type: GrantFiled: November 14, 2005Date of Patent: October 2, 2007Assignee: Megica CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Patent number: 7276091Abstract: A method of producing a polymer capacitor includes forming a first electrode on a surface of a first ion exchange resin solid and coating a mixture of an ion exchange resin solution and a salt on the other surface of the first resin; putting a second ion exchange resin solid which has a second electrode formed on a surface thereof on the coated layer and conducting lamination of the resulting structure to produce a composite; dissolving the salt to form pores; and filling the pores with an electrolytic solution.Type: GrantFiled: October 13, 2004Date of Patent: October 2, 2007Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Choong Nam Park, Young Kwan Lee, Jae Do Nam, Kwi Jong Lee
-
Patent number: 7276420Abstract: An impedance matching network is integrated on a first die and coupled to a second die, with the first and second dies mounted on a conductive back plate. The impedance matching network comprises a first inductor bridging between the first and second dies, a second inductor coupled to the first inductor and disposed on the first die, and a metal-insulator-metal (MIM) capacitor disposed on the first die. The MIM capacitor has a first metal layer coupled to the second inductor, and a second metal layer grounded to the conductive back plate. A method for manufacturing the integrated impedance matching network comprises the steps of forming an inductor on a die, forming a capacitor on the die, coupling the capacitor to the inductor, coupling the die bottom surface and the capacitor to a conductive plate, and coupling the inductor to another inductor that bridges between the die and another die.Type: GrantFiled: July 11, 2005Date of Patent: October 2, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Qiang Li, Melvy F. Miller, Sergio P. Pacheco
-
Patent number: 7273778Abstract: The invention includes methods of electrochemically treating semiconductor substrates. The invention includes a method of electroplating a substance. A substrate having defined first and second regions is provided. The first and second regions can be defined by a single mask, and accordingly can be considered to be self-aligned relative to one another. A first electrically conductive material is formed over the first region, and a second electrically conductive material is formed over the second region. The first and second electrically conductive materials are exposed to an electrolytic solution while providing electrical current to the first and second electrically conductive materials. A desired substance is selectively electroplated onto the first electrically conductive material during the exposing of the first and second electrically conductive materials to the electrolytic solution. The invention also includes methods of forming capacitor constructions.Type: GrantFiled: February 8, 2005Date of Patent: September 25, 2007Assignee: Micron Technology, Inc.Inventors: Dale W. Collins, Richard H. Lane, Rita J. Klein
-
Patent number: 7271054Abstract: A ferroelectric capacitor has the property that polarization of a ferroelectric thin film can readily be reversed and polarization-reversal charge increased. The ferroelectric capacitor has a bottom electrode, a ferroelectric thin film and a top electrode. The top electrode includes a metal crystalline phase and 0.5 to 5 atm % interstitial oxygen atoms in the metal crystalline phase.Type: GrantFiled: February 11, 2005Date of Patent: September 18, 2007Assignee: NEC Electronics CorporationInventor: Takashi Hase
-
Patent number: 7271053Abstract: A method of forming a capacitor includes forming a first conductive capacitor electrode layer over a substrate. The first electrode layer has an outer surface comprising a noble metal in at least one of elemental and alloy forms. A gaseous mixture comprising a metallorganic deposition precursor and an organic solvent is fed to the outer surface under conditions effective to deposit a capacitor dielectric layer onto the outer surface. A conductive capacitor electrode layer is formed over the capacitor dielectric layer. A method of forming an electronic device includes forming a conductive layer over a substrate. The conductive layer has an outer surface comprising a noble metal in at least one of elemental and alloy forms. A gaseous mixture comprising a metallorganic deposition precursor and an organic solvent is fed to the outer surface under conditions effective to deposit a dielectric layer onto the outer surface.Type: GrantFiled: February 3, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventors: F. Daniel Gealy, Garo J. Derderian, Chris M. Carlson
-
Patent number: 7271051Abstract: The invention includes semiconductor constructions, and also includes methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive storage node material within openings in an insulative material to form conductive containers. A retaining structure lattice is formed in physical contact with at least some of the containers, and subsequently the insulative material is removed to expose outer surfaces of the containers. The retaining structure can alleviate toppling or other loss of structural integrity of the container structures. The electrically conductive containers correspond to first capacitor electrodes. After the outer sidewalls of the containers are exposed, dielectric material is formed within the containers and along the exposed outer sidewalls. Subsequently, a second capacitor electrode is formed over the dielectric material. The first and second capacitor electrodes, together with the dielectric material, form a plurality of capacitor devices.Type: GrantFiled: November 10, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, Thomas M. Graettinger, Marsela Pontoh
-
Patent number: 7268035Abstract: The invention includes semiconductor constructions comprising dielectric materials which contain cerium oxide and titanium oxide. The dielectric materials can contain a homogeneous distribution of cerium oxide and titanium oxide, and/or can contain a laminate of cerium oxide and titanium oxide. The dielectric materials can be incorporated into any suitable semiconductor devices, including, for example, capacitor devices, transistor devices, and flash memory devices. The invention also includes methods of utilizing atomic layer deposition to form laminates of cerium oxide and titanium oxide.Type: GrantFiled: February 23, 2005Date of Patent: September 11, 2007Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7259059Abstract: Disclosed is a method for forming a capacitor of a semiconductor device, which can improve a leakage current characteristic in applying HfxAlyOz as a dielectric film. In such a method, HfxAlyOz thin films are deposited on a storage electrode to form an HfxAlyOz dielectric film and a plate electrode is formed on the dielectric film. The HfxAlyOz dielectric film consists of laminated HfxAlyOz thin films which are different in compositions of Hf and Al such that the lower HfxAlyOz thin film adjoining the storage electrode has a larger composition ratio of Al than that of Hf and the upper HfxAlyOz thin film has a larger composition ratio of Hf than that of Al, and the upper HfxAlyOz thin film is subjected to heat treatment under an oxygen atmosphere after its deposition.Type: GrantFiled: May 5, 2005Date of Patent: August 21, 2007Assignee: Hynix Semiconductor Inc.Inventors: Deok Sin Kil, Ki Seon Park, Jae Sung Roh, Hyun Chul Sohn
-
Publication number: 20070184626Abstract: A method of manufacturing a semiconductor device includes the steps of preparing a substrate having a semiconductor element; forming an insulation film on a surface of the substrate; forming a first film on the insulation film, the first film being a film which does not allow oxygen atoms to pass through; forming a first conductive film on the first film; forming a ferroelectric film on the first conductive film; forming a second conductive film on the ferroelectric film; forming a second film on the second conductive film; patterning the second film into a predetermined shape; forming a ferroelectric capacitor by etching the second conductive film, the ferroelectric film and the first conductive film using the patterned second film as a mask; and etching the exposed first film using mixed gas including a reductive gas.Type: ApplicationFiled: November 29, 2006Publication date: August 9, 2007Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Toshihiko KAMATANI
-
Patent number: 7253075Abstract: A semiconductor device has a plurality of capacitors. The semiconductor device includes a first capacitor arranged on a substrate and including first upper and lower electrode layers between which a first capacitor insulation film is interposed, and a second capacitor arranged on the substrate and including second upper and lower electrode layers between which a second capacitor insulation film is interposed, the second upper and lower electrode layers having a same structure as that of the first upper and lower electrode layers, and the second capacitor having a per-unit-area capacity different from that of the first capacitor.Type: GrantFiled: July 9, 2004Date of Patent: August 7, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Katsuhiko Hieda
-
Patent number: 7247503Abstract: A method for forming an epitaxial layer in a capacitor over interconnect structure, includes selecting a laser having a suitable wavelength for absorption at a seeding layer/annealing layer interface of the capacitor over interconnect structure, and directing laser energy from the selected laser at the capacitor over interconnect structure. The laser energy anneals a feature of the capacitor over interconnect structure to form an epitaxial layer. The annealing is accomplished at a temperature below about 450° C. The selected laser can be an excimer laser using a pulse extender. The capacitor over interconnect structure can be a ferroelectric capacitor formed over a conventional CMOS structure.Type: GrantFiled: March 4, 2004Date of Patent: July 24, 2007Assignee: Macronix International Co., Ltd.Inventors: Sheng C. Lai, Ruichen Liu
-
Publication number: 20070166943Abstract: Provided are a method of fabricating a semiconductor device having different kinds of capacitors, and a semiconductor device formed using the same. In a fabrication process, after preparing a substrate including a storage capacitor region and a higher voltage resistance capacitor region, a lower electrode layer may be formed on the storage capacitor region and the higher voltage resistance capacitor region. A first dielectric film may be formed on the lower electrode layer, and the first dielectric film of the storage capacitor region may be selectively removed to expose the lower electrode layer of the storage capacitor region. After forming a second dielectric film on the first dielectric film and the exposed lower electrode layer of the storage capacitor region, an upper electrode layer may be formed on the second dielectric film.Type: ApplicationFiled: January 17, 2007Publication date: July 19, 2007Inventor: Hwa-Sook Shin
-
Patent number: 7244647Abstract: An embedded capacitor structure in a circuit board and a method for fabricating the same are proposed. The circuit board is formed with a first circuit layer on at least one surface thereof, wherein the first circuit layer has at least one first electrode plate for the capacitor structure. Then, a dielectric layer is formed on the first circuit layer and made flush with the first circuit layer. The dielectric layer has a relatively low dielectric constant and good fluidity to effectively fill the spaces between patterned traces of the first circuit later. A capacitive material is deposited on the dielectric layer and the first circuit layer. Finally, a second circuit layer is formed on the capacitive material and has at least one second electrode plate corresponding to the first electrode plate, together with the capacitive material disposed in-between, to form the capacitor structure.Type: GrantFiled: November 1, 2005Date of Patent: July 17, 2007Assignee: Phoenix Precision Technology CorporationInventor: Ruei-Chih Chang
-
Patent number: 7241964Abstract: Heating head and mask apparatus are provided for producing electrically conductive heated glass panels that may be used to warm objects or insure unobstructed viewing through glass by removing moisture. The heating head and mask apparatus utilizes either a circularly rotating or an inline heating head and mask apparatus, which deposits conductive metal bus bars into electrical contact with electrically conductive-coatings that are-disposed on the glass panels.Type: GrantFiled: June 28, 2004Date of Patent: July 10, 2007Inventors: Peter F. Gerhardinger, Randall L. Bauman, Dillon R. Ashton
-
Patent number: 7235454Abstract: A method of forming a metal-insulator-metal (MIM) capacitor wherein a plate of a MIM capacitor is formed in the entire thickness of a metallization layer of a semiconductor device. At least one thin conductive material layer is disposed within the material of the metallization layer to reduce the surface roughness of the metallization layer, thus improving the reliability of the MIM capacitor. The thin conductive material layer may comprise TiN, TaN, or WN and may alternatively comprise a barrier layer disposed over or under the TiN, TaN, or WN. One plate of the MIM capacitor is patterned using the same mask that is used to pattern conductive lines in a metallization layer, thus reducing the number of masks that are required to manufacture the MIM capacitor.Type: GrantFiled: June 13, 2006Date of Patent: June 26, 2007Assignee: Infineon Technologies AGInventors: Sun-Oo Kim, Ernst Demm
-
Patent number: 7229888Abstract: The present invention relates to a capacitor having a hafnium oxide and aluminum oxide alloyed dielectric layer and a method for fabricating the same. The capacitor includes: a lower electrode; a dielectric layer formed on the lower electrode; and an upper electrode formed on the dielectric layer, wherein a portion of the dielectric layer contacting one of the lower electrode and the upper electrode is formed by alloying hafnium oxide and aluminum oxide together.Type: GrantFiled: April 7, 2004Date of Patent: June 12, 2007Assignee: Hynix Semiconductor Inc.Inventors: Deok-Sin Kil, Jae-Sung Roh, Hyun-Chul Sohn
-
Patent number: 7229875Abstract: Embodiments of the invention include a MIM capacitor having a high capacitance with improved manufacturability. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.Type: GrantFiled: October 16, 2003Date of Patent: June 12, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-woo Lee, Wan-jae Park, Jeong-hoon Ahn, Kyung-tae Lee, Mu-kyeng Jung, Yong-jun Lee, Il-goo Kim, Soo-geun Lee
-
Patent number: 7227214Abstract: A lower electrode of a capacitor element and a wiring are formed in a wiring layer that is one layer below an uppermost wiring layer. Subsequently, after the formation of a capacitance insulating film, a TiN film is formed on the entire surface thereof, and then the TiN film is patterned, thereby forming an upper electrode of a capacitor element and a lead wiring for electrically connecting the upper electrode to a wiring of a third wiring layer. Furthermore, in the uppermost layer, a shield is formed covering the upper portion of the capacitor element.Type: GrantFiled: April 2, 2002Date of Patent: June 5, 2007Assignee: Fujitsu LimitedInventors: Osamu Kobayashi, Akiyoshi Watanabe
-
Patent number: 7223669Abstract: A structure and method are provided for forming a collar surrounding a portion of a trench in a semiconductor substrate, the collar having a lower edge self-aligned to a top edge of a buried plate disposed adjacent to a lower portion of the trench.Type: GrantFiled: June 16, 2004Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni, Carl J. Radens
-
Patent number: 7220639Abstract: According to one embodiment of the invention, a method for fabricating a MIM capacitor in a semiconductor die includes a step of depositing a first interconnect metal layer. The method further includes depositing a high-k dielectric layer comprising AlNX (aluminum nitride) on the first interconnect layer. The method further includes depositing a layer of MIM capacitor metal on the high-k dielectric layer. The method further includes etching the layer of MIM capacitor metal to form an upper electrode of the MIM capacitor. According to this exemplary embodiment, the first interconnect metal layer, the high-k dielectric layer, and the layer of MIM capacitor metal can be deposited in a PVD process chamber. The method further includes etching the high-k dielectric layer to form a MIM capacitor dielectric segment and etching the first interconnect metal layer to form a lower electrode of the MIM capacitor.Type: GrantFiled: May 3, 2005Date of Patent: May 22, 2007Assignee: Newport Fab, LLCInventors: Hadi Abdul-Ridha, David Howard
-
Patent number: 7214583Abstract: Asymmetrically structured memory cells and a fabrication method are provided. The method comprises: forming a bottom electrode; forming an electrical pulse various resistance (EPVR) first layer having a polycrystalline structure over the bottom electrode; forming an EPVR second layer adjacent the first layer, with a nano-crystalline or amorphous structure; and, forming a top electrode overlying the first and second EPVR layers. EPVR materials include CMR, high temperature super conductor (HTSC), or perovskite metal oxide materials. In one aspect, the EPVR first layer is deposited with a metalorganic spin coat (MOD) process at a temperature in the range between 550 and 700 degrees C. The EPVR second layer is formed at a temperature less than, or equal to the deposition temperature of the first layer. After a step of removing solvents, the MOD deposited EPVR second layer is formed at a temperature less than, or equal to the 550 degrees C.Type: GrantFiled: May 16, 2005Date of Patent: May 8, 2007Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Tingkai Li, David R. Evans, Wei-Wei Zhuang, Wei Pan
-
Patent number: 7211465Abstract: A method of manufacturing a high frequency integrated circuit begins by positioning a die within a package, wherein the die includes a circuit that processes a high frequency signal and at least one bond pad operably coupled to the circuit, and wherein the package includes a plurality of bond posts, wherein at least one of the plurality of bond posts is allocated to the at least one bond pad. The method continues by bonding a first plate of a capacitor to the at least one bond pad. The method continues by bonding a second plate of the capacitor to the at one of the plurality of bond posts.Type: GrantFiled: July 5, 2005Date of Patent: May 1, 2007Assignee: ViXS Systems, Inc.Inventors: Michael Cave, Michael May, Mathew Rybicki, Timothy Markison
-
Patent number: 7211856Abstract: Memory cells having two electrodes and a layer arranged in between and including an active material which contains hexakisbenzylthiobenzene, dichlorodicyano-p-benzoquinone and optionally a polymer are provided. Furthermore, a process for the production of the cells according to the invention is provided, as well as the novel use of a composition which can be used as active material for the memory cells.Type: GrantFiled: January 24, 2005Date of Patent: May 1, 2007Assignee: Infineon Technologies AGInventors: Recai Sezi, Andreas Walter, Reimund Engl, Anna Maltenberger, Joerg Schumann, Thomas Weitz
-
Patent number: 7205595Abstract: An embodiment of the invention reduces damage caused to a polymer ferroelectric layer in a polymer ferroelectric memory device by creating excess holes in the insulating metal nitride and/or metal oxide layers between the metal electrodes and polymer ferroelectric layer. The excess holes in the metal nitride and/or metal oxide trap electrons injected by the metal electrodes under AC bias that would otherwise damage the polymer ferroelectric layer.Type: GrantFiled: March 31, 2004Date of Patent: April 17, 2007Assignee: Intel CorporationInventors: Mukul P. Renavikar, Gudbjorg H. Oskarsdottir
-
Patent number: 7198960Abstract: A method for fabricating a ferroelectric memory having memory cells arranged in arrays, wherein an Al2O3 film (2), a Pt film (3), a PZT film (4) and IrO2 film (5) are formed on an interlayer insulation film. At the time of forming a top electrode, the IrO2 film (5) is patterned using a resist mask having a part extending in the row direction, and then patterned using a resist mask having a part extending in the column direction. Consequently, a top electrode of the IrO2 film (5) having a rectangular plan view is formed at the intersection of these resist masks.Type: GrantFiled: March 4, 2005Date of Patent: April 3, 2007Assignee: Fujitsu LimitedInventor: Yoichi Okita
-
Patent number: 7195974Abstract: A method of manufacturing a ferroelectric film capacitor includes forming a platinum film used as an electrode material over a whole surface of a silicon substrate, batch-etching the platinum film to form opposite electrodes that serve as a pair of capacitor electrodes, and embedding a ferroelectric film corresponding to a dielectric film of the capacitor into a portion interposed between the pair of opposite electrodes.Type: GrantFiled: November 24, 2004Date of Patent: March 27, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Takahisa Hayashi
-
Patent number: 7179705Abstract: A method for manufacturing a ferroelectric capacitor includes successively disposing a lower electrode, at least one intermediate electrode and an upper electrode over a base substrate, and providing ferroelectric films between the electrodes, respectively. In the step of forming the intermediate electrode, (a) a first metal film is formed by a sputter method over the ferroelectric film, and (b) a second metal film is formed by a vapor deposition method over the first metal film.Type: GrantFiled: September 22, 2005Date of Patent: February 20, 2007Assignee: Seiko Epson CorporationInventors: Koji Ohashi, Takeshi Kijima
-
Patent number: 7176081Abstract: A novel, low-temperature metal deposition method which is suitable for depositing a metal film on a substrate, such as in the fabrication of metal-insulator-metal (MIM) capacitors, is disclosed. The method includes depositing a metal film on a substrate using a deposition temperature of less than typically about 270 degrees C. The resulting metal film is characterized by enhanced thickness uniformity and reduced grain agglomeration which otherwise tends to reduce the operational integrity of a capacitor or other device of which the metal film is a part. Furthermore, the metal film is characterized by intrinsic breakdown voltage (Vbd) improvement.Type: GrantFiled: May 20, 2004Date of Patent: February 13, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Fu Chang, Yen-Hsiu Chen, Hung-Jen Lin, Ming-Chu King, Ching-Hwanq Su, Chih-Mu Huang, Yun Chang
-
Patent number: 7172945Abstract: A thin film capacitor comprising an insulating substrate, a capacitor structure located on the substrate, the capacitor structure having a dielectric layer sandwiched between a lower electrode layer and an upper electrode layer, and conductor members respectively connected to the lower electrode layer and the upper electrode layer, wherein at least the dielectric layer has a side face having a sufficient slope for preventing the short circuit of the upper electrode layer with the lower electrode layer through the conductor member. A method of manufacturing such a thin film capacitor is also disclosed.Type: GrantFiled: October 28, 2004Date of Patent: February 6, 2007Assignee: Fujitsu LimitedInventors: Takeshi Shioga, John David Baniecki, Kazuaki Kurihara