Having Magnetic Or Ferroelectric Component Patents (Class 438/3)
-
Publication number: 20150031146Abstract: In one embodiment of the invention, there is provided a tool for annealing a magnetic stack. The tool includes a housing defining a heating chamber; a holding mechanism to hold at least one wafer in a single line within the heating chamber, a heating mechanism to heat the at least one wafer; and a magnetic field generator to generate a magnetic field whose field lines pass through the single line of wafers during a magnetic annealing process; wherein the holding mechanism comprises a wafer support of holding the single line of wafers between the heating mechanism and the magnetic field generator. The tool may be a rapid thermal processor retrofitted with the magnetic field generator.Type: ApplicationFiled: March 19, 2012Publication date: January 29, 2015Applicant: MagSil CorporationInventor: Krishnakumar Mani
-
Publication number: 20150028439Abstract: A magnetic cell core includes a seed region with a plurality of magnetic regions and a plurality of nonmagnetic regions thereover. The seed region provides a template that enables formation of an overlying nonmagnetic region with a microstructure that enables formation of an overlying free region with a desired crystal structure. The free region is disposed between two nonmagnetic regions, which may both be configured to induce surface/interface magnetic anisotropy. The structure is therefore configured to have a high magnetic anisotropy strength, a high energy barrier ratio, high tunnel magnetoresistance, a low programming current, low cell-to-cell electrical resistance variation, and low cell-to-cell variation in magnetic properties. Methods of fabrication, memory arrays, memory systems, and electronic systems are also disclosed.Type: ApplicationFiled: July 23, 2013Publication date: January 29, 2015Applicant: Micron Technology, Inc.Inventors: Witold Kula, Wayne I. Kinney, Gurtej S. Sandhu
-
Publication number: 20150028440Abstract: According to embodiments of the present invention, a magnetoresistive device is provided. The magnetoresistive device includes a free magnetic layer structure having a magnetization orientation that is variable, and a spin orbit coupling structure including a tunnel barrier including a metal oxide, and a metal layer, wherein the tunnel barrier and the metal layer are arranged one over the other, wherein the spin orbit coupling structure is adapted to generate, in response to an applied current, a field to interact with the free magnetic layer structure for switching the magnetization orientation of the free magnetic layer structure. According to further embodiments of the present invention, a method of forming a magnetoresistive device is also provided.Type: ApplicationFiled: July 25, 2014Publication date: January 29, 2015Inventors: Ruisheng Liu, Hao Meng, Vinayak Bharat Naik, Cheow Hin Sim
-
Patent number: 8941196Abstract: Orthogonal spin-torque bit cells whose spin torques from a perpendicular polarizer and an in-plane magnetized reference layer are constructively or destructively combined. An orthogonal spin-torque bit cell includes a perpendicular magnetized polarizing layer configured to provide a first spin-torque; an in-plane magnetized free layer and a reference layer configured to provide a second spin-torque. The first spin-torque and the second spin-torque combine and the combined first spin-torque and second spin-torque influences the magnetic state of the in-plane magnetized free layer. The in-plane magnetized free layer and the reference layer form a magnetic tunnel junction. The first spin-torque and second spin-torque can combine constructively to lower a switching current, increase a switching speed, and/or torque decrease an operating energy of the orthogonal spin-torque bit cell.Type: GrantFiled: July 3, 2013Date of Patent: January 27, 2015Assignee: New York UniversityInventors: Daniel Bedau, Huanlong Liu, Andrew David Kent
-
Patent number: 8940550Abstract: Methods for preventing warpage of a laminate may include placing the laminate on a back plate and applying a magnetic force to the laminate to hold the laminate flat against the back plate. In some embodiments, the magnetic force may be applied by placing a first magnet above the laminate so that an attractive force generated between the first magnet and a ferromagnetic region of the back plate pulls the first magnet against the laminate, thereby holding the laminate flat against the back plate. In other embodiments, the magnetic force may be applied by placing a first magnet above the laminate and placing a second magnet above the first magnet so that a repulsive force generated between the first magnet and the magnet pushes the first magnet against the laminate, thereby holding the laminate flat against the back plate.Type: GrantFiled: August 22, 2013Date of Patent: January 27, 2015Assignee: International Business Machines CorporationInventors: Benjamin V. Fasano, Shidong Li, Thomas Weiss
-
Patent number: 8941094Abstract: Methods for adjusting and/or limiting the conductivity range of a nanotube fabric layer are disclosed. In some aspects, the conductivity of a nanotube fabric layer is adjusted by functionalizing the nanotube elements within the fabric layer via wet chemistry techniques. In some aspects, the conductivity of a nanotube fabric layer is adjusted by functionalizing the nanotube elements within the fabric layer via plasma treatment. In some aspects, the conductivity of a nanotube fabric layer is adjusted by functionalizing the nanotube elements within the fabric layer via CVD treatment. In some aspects, the conductivity of a nanotube fabric layer is adjusted by functionalizing the nanotube elements within the fabric layer via an inert ion gas implant.Type: GrantFiled: September 2, 2010Date of Patent: January 27, 2015Assignee: Nantero Inc.Inventors: C. Rinn Cleavelin, Thomas Rueckes, H. Montgomery Manning, Darlene Hamilton, Feng Gu
-
Publication number: 20150021725Abstract: A magnetoresistive random access memory (MRAM) structure includes a bottom electrode structure. A magnetic tunnel junction (MTJ) element is over the bottom electrode structure. The MTJ element includes an anti-ferromagnetic material layer. A ferromagnetic pinned layer is over the anti-ferromagnetic material layer. A tunneling layer is over the ferromagnetic pinned layer. A ferromagnetic free layer is over the tunneling layer. The ferromagnetic free layer has a first portion and a demagnetized second portion. The MRAM also includes a top electrode structure over the first portion.Type: ApplicationFiled: July 18, 2013Publication date: January 22, 2015Inventors: Chern-Yow HSU, Wei-Hang HUANG, Shih-Chang LIU, Chia-Shiung TSAI
-
Publication number: 20150021772Abstract: A barrier film including at least one ferromagnetic metal (e.g., nickel) and at least one refractory metal (e.g., tantalum) effectively blocks copper diffusion and facilitates uniform contiguous (non-agglomerating) deposition of copper layers less than 100 ? thick. Methods of forming the metal barrier include co-sputtering the component metals from separate targets. Using high-productivity combinatorial (HPC) apparatus and methods, the proportions of the component metals can be optimized. Gradient compositions can be deposited by varying the plasma power or throw distance of the separate targets.Type: ApplicationFiled: July 16, 2013Publication date: January 22, 2015Inventors: Edwin Adhiprakasha, Sandip Niyogi, Karthik Ramani, Vivian Ryan
-
Publication number: 20150021726Abstract: The disclosed technology generally relates to methods of fabricating magnetic memory devices, and more particularly to methods of forming a magnetic tunnel junction (MTJ) stack. In one aspect, a method of forming the MTJ includes providing an MTJ material stack comprising a ferromagnetic material and forming thereon a protective mask layer to cover an active area of the MTJ material stack. The method additionally includes incorporating a glass-forming element into exposed portions of the ferromagnetic material. The method additionally includes at least partially amorphizing the exposed portions of the ferromagnetic material, wherein at least partially amorphizing transforms the exposed portions of the ferromagnetic material into an electrical insulator.Type: ApplicationFiled: July 16, 2014Publication date: January 22, 2015Inventors: Tai Min, Vasile PARASCHIV, Werner BOULLART, Mihaela loana POPOVICI
-
Publication number: 20150021675Abstract: The disclosed technology relates to a magnetic memory device. In one aspect, the device includes a first electrode comprising a conductive pillar formed over the substrate and elongated in a vertical direction crossing a lateral surface of the substrate. The device additionally includes a second electrode extending in a lateral direction crossing the first direction, where the second electrode intersects the first electrode. The device additionally includes a magnetic tunnel junction (MTJ) formed at an intersection between the first electrode and the second electrode, where the MTJ continuously surrounding the first electrode. The MTJ includes a reference layer continuously surrounding the pillar of the first electrode, a free layer continuously surrounding the free layer, and a dielectric tunnel barrier interposed between the reference layer and the free layer.Type: ApplicationFiled: July 15, 2014Publication date: January 22, 2015Inventor: Tai MIN
-
Publication number: 20150021727Abstract: A method and system for a device with a magnetic sensor element and magnetic storage elements is disclosed. The device includes an integrated circuit substrate. At least a magnetic sensor with a magnetic sensor element with a permanent magnet is disposed over the integrated circuit substrate. A plurality of magnetic storage elements, each with at least one permanent magnet is disposed over the integrated circuit substrate.Type: ApplicationFiled: July 9, 2014Publication date: January 22, 2015Inventors: STEPHEN LLOYD, JONG IL SHIN, JONGWOO SHIN
-
Publication number: 20150014755Abstract: A method of fabricating an electromechanical device includes the following steps. A first and a second back gate are formed over a substrate. An etch stop layer is formed covering the first and second back gates. Electrodes are formed over the first and second back gates, wherein the electrodes include one or more gate, source, and drain electrodes, wherein gaps are present between the source and drain electrodes. One or more Janus components are placed the gaps, each of which includes a first portion having an electrically conductive material and a second portion having an electrically insulating material, and wherein i) the first or second portion of the Janus components placed in a first one of the gaps has a fixed positive surface charge and ii) the first or second portion of the Janus components placed in a second one of the gaps has a fixed negative surface charge.Type: ApplicationFiled: July 12, 2013Publication date: January 15, 2015Inventors: Qing Cao, Zhengwen Li, Fei Liu, Zhen Zhang
-
Publication number: 20150014800Abstract: Methods and structures are described to reduce metallic redeposition material in the memory cells, such as MTJ cells, during pillar etching. One embodiment of the present invention as applied to a memory cell comprises a top electrode layer, an upper magnetic layer, a barrier layer, a lower magnetic layer and a bottom electrode layer in a pillar formed on a landing pad; and a sleeve of dielectric material generally surrounding sidewalls of at least the barrier layer and the lower magnetic layer and partially surrounding the bottom electrode layer. The bottom electrode layer includes a ledge that extends under the sleeve of dielectric material and separates the sleeve of dielectric material from the landing pad under the bottom electrode layer.Type: ApplicationFiled: September 30, 2014Publication date: January 15, 2015Inventors: Kimihiro Satoh, Dong Ha Jung, Parviz Keshtbod, Ebrahim Abedifard, Yiming Huai, Jing Zhang
-
Publication number: 20150017742Abstract: Methods for manufacturing a data storage device are provided. A method may include forming an interlayer dielectric layer on a substrate, patterning the interlayer dielectric layer in a peripheral region of the substrate to form first trenches, forming first bit lines in the first trenches, patterning the interlayer dielectric layer between the first bit lines in the peripheral region to form second trenches extending along the first trenches after the formation of the first bit lines, and forming second bit lines in the second trenches.Type: ApplicationFiled: March 26, 2014Publication date: January 15, 2015Inventor: KILHO LEE
-
Publication number: 20150017743Abstract: Memory devices and methods of fabricating the same include a substrate including a cell region and a peripheral circuit region, data storages on the cell region, first bit lines on and coupled to the data storages, first contacts coupled to peripheral transistors on the peripheral circuit region, and second bit lines on and coupled to the first contacts. The second bit lines may each have a lowermost surface lower than a lowermost surface of the data storages.Type: ApplicationFiled: September 26, 2014Publication date: January 15, 2015Inventors: Kilho LEE, Ki Joon KIM, Se Woong PARK
-
Publication number: 20150017741Abstract: In a plasma etching method of plasma-etching a sample which has a first magnetic film, a second magnetic film disposed above the first magnetic film, a metal oxide film disposed between the first magnetic film and the second magnetic film, a second metal film disposed over the second magnetic film and forming an upper electrode, and a first metal film disposed below the first magnetic film and forming a lower electrode, the plasma etching method includes the steps of: a first process for etching the first magnetic film, the metal oxide film, and the second magnetic film by using carbon monoxide gas; and a second process for etching the sample by using mixed gas of hydrogen gas and inactive gas after the first process. In this case, the first metal film is a film containing therein tantalum.Type: ApplicationFiled: February 14, 2014Publication date: January 15, 2015Applicant: HITACHI HIGH-TECHNOLOGIES CORPORATIONInventors: Daisuke Fujita, Makoto Suyama, Naohiro Yamamoto, Masato Ishimaru, Kentaro Yamada
-
Patent number: 8933430Abstract: A variable resistance memory device and a method of manufacturing the same are provided. The variable resistance memory device includes a multi-layered insulating layer including a plurality of holes formed on a semiconductor substrate, a lower electrode formed in a bottom of each of the holes, a first spacer formed on the lower electrode and a sidewall of each of the holes, a second spacer formed on an upper sidewall of the first spacer, a third spacer formed on a lower sidewall of the first spacer below the second spacer, a variable resistance part that is formed on the lower electrode has a height lower than a height of a top of each hole, and an upper electrode formed on the variable resistance part to be buried in each hole.Type: GrantFiled: October 2, 2013Date of Patent: January 13, 2015Assignee: SK Hynix Inc.Inventors: Ha Chang Jung, Gi A Lee
-
Patent number: 8933521Abstract: A device including at least two spintronic devices and a method of making the same. A magnetic connector extends between the two spintronic devices to conduct a magnetization between the two. The magnetic connector may further be disposed to conduct current to switch a magnetization of one of the two spintronic devices.Type: GrantFiled: March 30, 2011Date of Patent: January 13, 2015Assignee: Intel CorporationInventors: Dmitri E. Nikonov, Ian A. Young
-
Publication number: 20150008547Abstract: A hybrid oxide capping layer (HOCL) is disclosed and used in a magnetic tunnel junction to enhance thermal stability and perpendicular magnetic anisotropy in an adjoining free layer. The HOCL has a lower interface oxide layer and one or more transition metal oxide layers wherein each of the metal layers selected to form a transition metal oxide has an absolute value of free energy of oxide formation less than that of the metal used to make the interface oxide layer. One or more of the HOCL layers is under oxidized. Oxygen from one or more transition metal oxide layers preferably migrates into the interface oxide layer during an anneal to further oxidize the interface oxide. As a result, a less strenuous oxidation step is required to initially oxidize the lower HOCL layer and minimizes oxidative damage to the free layer.Type: ApplicationFiled: July 5, 2013Publication date: January 8, 2015Inventors: Keyu Pi, Yu-Jen Wang, Ru-Ying Tong
-
Publication number: 20150008546Abstract: A method of forming and a magnetoresistive random access memory (MRAM) device. In an embodiment, the MRAM device includes a magnetic tunnel junction (MTJ) disposed over a bottom electrode, the magnetic tunnel junction having a first sidewall, a top electrode disposed over the magnetic tunnel junction, and a dielectric spacer supported by the magnetic tunnel junction and extending along sidewalls of the top electrode, the dielectric spacer having a second sidewall substantially co-planar with the first sidewall of the magnetic tunnel junction.Type: ApplicationFiled: July 3, 2013Publication date: January 8, 2015Inventors: Fu-Ting Sung, Wei-Hang Huang, Chern-Yow Hsu, Shih-Chang Liu, Chia-Shiung Tsai
-
Patent number: 8927386Abstract: The present invention provides a method for manufacturing a deep-trench super PN junction. The method includes: a deposition step for forming an epitaxial layer on a substrate; forming a first dielectric layer and a second dielectric layer in sequence on the epitaxial layer; forming deep trenches in the epitaxial layer; completely filling the deep trenches with an epitaxial material and the epitaxial material is beyond the second dielectric layer; filling the entire surface of the second dielectric layer and the epitaxial layer such as Si using a third dielectric to from a surface filling layer with a predetermined height; etching back on the surface filling layer to the interface of the first dielectric layer and the epitaxial layer; and a removing step for removing the first dielectric layer, the second dielectric layer and the surface filling layer to planarize Si epitaxial material.Type: GrantFiled: May 31, 2012Date of Patent: January 6, 2015Assignees: CSMC Technologies FAB1 Co., Ltd., CSMC Technologies FAB2 Co., Ltd.Inventors: Tzong Shiann Wu, Genyi Wang, Leibing Yuan, Pengpeng Wu
-
Patent number: 8927301Abstract: A fabrication method includes forming a spin-polarizing layer, a spin transport layer on the spin polarizing layer on a substrate, a free layer magnet on the spin transport layer, a non-magnetic layer on the spin polarizing layer, a reference layer on the non-magnetic layer, and a hard mask layer on the reference layer, etching the hard mask layer and forming a read portion including the reference layer, the nonmagnetic layer and the free layer magnet, forming a nonlinear resistor layer on surfaces of the spin transport layer, the spacers, and the hard mask layer, etching the nonlinear resistor layer, the spin transport layer, and the spin polarizing layer and forming a write portion including the spin transport layer and the spin polarizing layer, forming an interlevel dielectric layer, forming a trench, exposing an upper surface of the reference layer of the read and write portions.Type: GrantFiled: July 18, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Michael C. Gaidis, Janusz J. Nowak, Jonathan Z. Sun
-
Publication number: 20150001656Abstract: A synthetic antiferromagnetic (SAF) structure for a spintronic device is disclosed and has an FL2/AF coupling/CoFeB configuration where FL2 is a ferromagnetic free layer with intrinsic PMA. In one embodiment, AF coupling is improved by inserting a Co dusting layer on top and bottom surfaces of a Ru AF coupling layer. The FL2 layer may be a L10 ordered alloy, a rare earth-transition metal alloy, or an (A1/A2)n laminate where A1 is one of Co, CoFe, or an alloy thereof, and A2 is one of Pt, Pd, Rh, Ru, Ir, Mg, Mo, Os, Si, V, Ni, NiCo, and NiFe, or A1 is Fe and A2 is V. A method is also provided for forming the SAF structure.Type: ApplicationFiled: September 18, 2014Publication date: January 1, 2015Inventors: Robert Beach, Guenole Jan, Yu-Jen Wang, Ru-Ying Tong
-
Publication number: 20150002984Abstract: An apparatus including a die; a carrier coupled to the die; and at least one capacitor positioned in or on the carrier, the at least one capacitor including a first electrode, a second electrode and a dielectric material; and a magnet positioned such that a magnetic field at least partially actuates the second electrode toward the first electrode. A method including disposing a die, a first electrode of a capacitor and a magnet on a sacrificial substrate; forming a dielectric layer on the first electrode; patterning a conductive material coupled to the first electrode; patterning a second electrode on the dielectric layer; and removing the sacrificial substrate. A method including exposing a suspended first electrode of a capacitor in a package to a magnetic field; driving a current in a first direction through the first electrode; and establishing a voltage difference between the first electrode and a second electrode.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: Weng Hong TEH, Qing Ma, Johanna M. Swan, Valluri R. Rao
-
Publication number: 20150004718Abstract: Non-volatile memory cells including complimentary metal-oxide-semiconductor transistors and embedded ferroelectric capacitor and methods of forming the same are described. In one embodiment, the method includes forming on a surface of a substrate a gate level including a gate stack of a MOS transistor, a first dielectric layer overlying the MOS transistor and a first contact extending through the first dielectric layer from a top surface thereof to a diffusion region of the MOS transistor. A local interconnect (LI) layer is deposited over the top surface of the first dielectric layer and the first contact, a ferro stack including a bottom electrode, a top electrode and ferroelectric layer there between deposited over the LI layer, and the ferro stack and the LI layer patterned to form a ferroelectric capacitor and a LI through which the bottom electrode is electrically coupled to the diffusion region of the MOS transistor.Type: ApplicationFiled: December 17, 2013Publication date: January 1, 2015Applicant: Cypress Semiconductor CorporationInventors: Shan SUN, Krishnaswamy RAMKUMAR, Thomas DAVENPORT, Kedar PATEL
-
Publication number: 20150001654Abstract: A magnetic cell core includes at least one stressor structure proximate to a magnetic region (e.g., a free region or a fixed region). The magnetic region may be formed of a magnetic material exhibiting magnetostriction. During switching, the stressor structure may be subjected to a programming current passing through the magnetic cell core. In response to the current, the stressor structure may alter in size. Due to the size change, the stressor structure may exert a stress upon the magnetic region and, thereby, alter its magnetic anisotropy. In some embodiments, the MA strength of the magnetic region may be lowered during switching so that a lower programming current may be used to switch the magnetic orientation of the free region. In some embodiments, multiple stressor structures may be include in the magnetic cell core. Methods of fabrication and operation and related device structures and systems are also disclosed.Type: ApplicationFiled: July 1, 2013Publication date: January 1, 2015Inventors: Gurtej S. Sandhu, Witold Kula
-
Publication number: 20150001655Abstract: A method of fabricating a spin-current switched magnetic memory element includes providing a wafer having a bottom electrode, forming a plurality of layers, such that interfaces between the plurality of layers are formed in situ, the plurality of layers includes a plurality of magnetic layers, at least one of the plurality of magnetic layers having a perpendicular magnetic anisotropy component and including a current-switchable magnetic moment, and at least one barrier layer formed adjacent to the plurality of magnetic layers, lithographically defining a pillar structure from the plurality of layers, and forming a top electrode on the pillar structure.Type: ApplicationFiled: September 15, 2014Publication date: January 1, 2015Inventors: Jonathan Sun, Rolf Allenspach, Stuart Stephen Papworth Parkin, John Casimir Slonczewski, Bruce David Terris
-
Publication number: 20150004902Abstract: Embodiments of inductive communication devices include first and second galvanically isolated IC die. The first IC die has a first coil proximate to a first surface of the first IC die, and the second IC die has a second coil proximate to a first surface of the second IC die. The first and second IC die are arranged so that the first surfaces of the first and second IC die face each other, and the first coil and the second coil are aligned across a gap between the first and second IC die. One or more dielectric components are positioned within the gap directly between the first and second coils. During operation, a first signal is provided to the first coil, and the first coil converts the signal into a time-varying magnetic field. The magnetic field couples with the second coil, which produces a corresponding second signal.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: John M. Pigott, Fred T. Brauchler, Darrel R. Frear, Vivek Gupta, Randall C. Gray, Norman L. Owens, Carl E. D'Acosta
-
Patent number: 8921961Abstract: An improved PMA STT MTJ storage element, and a method for forming it, are described. By inserting a suitable oxide layer between the storage and cap layers, improved PMA properties are obtained, increasing the potential for a larger Eb/kT thermal factor as well as a larger MR. Another important advantage is better compatibility with high processing temperatures, potentially facilitating integration with CMOS.Type: GrantFiled: September 14, 2012Date of Patent: December 30, 2014Assignee: Headway Technologies, Inc.Inventors: Witold Kula, Guenole Jan, Ru-Ying Tong, Yu-Jen Wang
-
Patent number: 8921959Abstract: According to an embodiment, a magnetoresistive random access memory (MRAM) device comprises a bottom electrode, a stack, a dielectric material, a dielectric layer, and a conductive material. The bottom electrode is over a substrate, and the stack is over the bottom electrode. The stack comprises a magnetic tunnel junction (MTJ) and a top electrode. The dielectric material is along a sidewall of the stack, and the dielectric material has a height greater than a thickness of the MTJ and less than a stack height. The dielectric layer is over the stack and the dielectric material. The conductive material extends through the dielectric layer to the top electrode of the stack.Type: GrantFiled: July 26, 2011Date of Patent: December 30, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Ting Sung, Shih-Chang Liu, Chia-Shiung Tsai
-
Patent number: 8923038Abstract: Methods of forming magnetic memory cells are disclosed. Magnetic and non-magnetic materials are formed into a primal precursor structure in an initial stress state of essentially no strain, compressive strain, or tensile strain. A stress-compensating material, e.g., a non-sacrificial, conductive material, is formed to be disposed on the primal precursor structure to form a stress-compensated precursor structure in a net beneficial stress state. Thereafter, the stress-compensated precursor structure may be patterned to form a cell core of a memory cell. The net beneficial stress state of the stress-compensated precursor structure lends to formation of one or more magnetic regions, in the cell core, exhibiting a vertical magnetic orientation without deteriorating a magnetic strength of the one or more magnetic regions. Also disclosed are memory cells, memory cell structures, semiconductor device structures, and spin torque transfer magnetic random access memory (STT-MRAM) systems.Type: GrantFiled: June 19, 2012Date of Patent: December 30, 2014Assignee: Micron Technology, Inc.Inventors: Witold Kula, Gurtej S. Sandhu, Stephen J. Kramer
-
Patent number: 8921962Abstract: A magnetostrictive-piezoelectric multiferroic single- or multi-domain nanomagnet whose magnetization can be rotated through application of an electric field across the piezoelectric layer has a structure that can include either a shape-anisotropic mangnetostrictive nanomagnet with no magnetocrystalline anisotropy or a circular nanomagnet with biaxial magnetocrystalline anisotropy with dimensions of nominal diameter and thickness. This structure can be used to write and store binary bits encoded in the magnetization orientation, thereby functioning as a memory element, or perform both Boolean and non-Boolean computation, or be integrated with existing magnetic tunneling junction (MTJ) technology to perform a read operation by adding a barrier layer for the MTJ having a high coercivity to serve as the hard magnetic layer of the MTJ, and electrical contact layers of a soft material with small Young's modulus.Type: GrantFiled: April 16, 2012Date of Patent: December 30, 2014Assignee: Virginia Commonwealth UniversityInventors: Jayasimha Atulasimha, Supriyo Bandyopadhyay
-
Magnetic seed method for improving blocking temperature and shield to shield spacing in a TMR sensor
Patent number: 8921126Abstract: A process for manufacturing a TMR sensor is disclosed wherein the blocking temperature of the AFM layer in the TMR sensor has been raised by inserting a magnetic seed layer between the AFM layer and the bottom shield. This gives the device improved thermal stability, including improved SNR and BER.Type: GrantFiled: January 25, 2013Date of Patent: December 30, 2014Assignee: Headway Technologies, Inc.Inventors: Junjie Quan, Kunliang Zhang, Min Li, Hui-Chuan Wang -
Patent number: 8921125Abstract: A ferroelectric capacitor comprising a transistor layer superimposed on a semiconductor substrate, a ferroelectric capacitor layer provided superior to the transistor layer, a wiring layer provided superior to the ferroelectric capacitor layer, and a passivation film. Further, at least one layer of barrier film capable of inhibiting penetration of moisture and hydrogen into the underlayer is provided between the ferroelectric capacitor layer and the passivation film, and the passivation film is characterized by containing a novolac resin.Type: GrantFiled: April 9, 2012Date of Patent: December 30, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Patent number: 8921960Abstract: A memristor array includes a lower layer of crossbars, upper layer of crossbars intersecting the lower layer of crossbars, memristor cells interposed between intersecting crossbars, and pores separating adjacent memristor cells. A method forming a memristor array is also provided.Type: GrantFiled: July 27, 2012Date of Patent: December 30, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jianhua Yang, Minxian Max Zhang, Gilberto Medeiros Ribeiro, R. Stanley Williams
-
Publication number: 20140377884Abstract: The present disclosure relates to a magnetic tunnel junction (MTJ) device and its fabricating method. Through forming MTJ through a damascene process, device damage due to the etching process and may be avoided. In some embodiments, a spacer is formed between a first portion and a second portion of the MTJ to prevent the tunnel insulating layer of the MTJ from being damaged in subsequent processes, greatly increasing product yield thereby. In other embodiments, signal quality may be improved and magnetic flux leakage may be reduced through the improved cup-shaped MTJ structure of this invention.Type: ApplicationFiled: September 9, 2014Publication date: December 25, 2014Inventors: Min-Hwa CHI, Mieno FUMITAKE
-
Patent number: 8916880Abstract: A semiconductor device that can suppress deterioration in crystal quality caused by a lattice mismatch between a substrate and an epitaxial layer and that also can ensure a voltage sustaining performance, and a wafer for forming the semiconductor device. An epitaxial wafer of silicon carbide (SiC), which is used for manufacturing a semiconductor device, includes a low resistance substrate and an epitaxial layer provided thereon. The epitaxial layer is doped with the same dopant as a dopant doped into the substrate, and has a laminated structure including a low concentration layer and an ultrathin high concentration layer. A doping concentration in the low concentration layer is lower than that in the silicon carbide substrate. A doping concentration in the ultrathin high concentration layer is equal to that in the silicon carbide substrate.Type: GrantFiled: July 14, 2011Date of Patent: December 23, 2014Assignee: Mitsubishi Electric CorporationInventors: Kenichi Ohtsuka, Nobuyuki Tomita, Tomoaki Furusho
-
Patent number: 8916392Abstract: A magnetoresistive random access memory (MRAM) element includes a bottom electrode embedded in a first insulating layer; an annular reference layer in a first via hole of a second insulating layer on the first insulating layer, the annular reference layer being situated above the bottom electrode; a first gap fill material layer filling the first via hole; a barrier layer covering the annular reference layer, the second insulating layer and the first gap fill material layer; an annular free layer in a second via hole of a third insulating layer on the second insulating layer, the annular free layer being situated above the annular reference layer; and a top electrode stacked on the annular free layer.Type: GrantFiled: May 27, 2013Date of Patent: December 23, 2014Assignee: Nanya Technology Corp.Inventors: Chun-I Hsieh, Chang-Rong Wu
-
Patent number: 8916460Abstract: Semiconductor devices may include a semiconductor substrate with a first semiconductor fin aligned end-to-end with a second semiconductor with a recess between facing ends of the first and second semiconductor fins. A first insulator pattern is formed adjacent sidewalls of the first and second semiconductor fins and a second insulator pattern is formed within the first recess. The second insulator pattern may have a top surface higher than a top surface of the first insulator pattern, such as to the height of the top surface of the fins (or higher or lower). First and second gates extend along sidewalls and a top surface of the first semiconductor fin. A dummy gate electrode may be formed on the top surface of the second insulator. Methods for manufacture of the same and modifications are also disclosed.Type: GrantFiled: May 5, 2014Date of Patent: December 23, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byoung-Ho Kwon, Cheol Kim, Ho-Young Kim, Se-Jung Park, Myeong-Cheol Kim, Bo-Kyeong Kang, Bo-Un Yoon, Jae-Kwang Choi, Si-Young Choi, Suk-Hoon Jeong, Geum-Jung Seong, Hee-Don Jeong, Yong-Joon Choi, Ji-Eun Han
-
Patent number: 8916391Abstract: A radio-frequency device comprises magneto-dielectric elements. At least one of these elements comprises a composite thin film. This film comprises a magnetic material offering permeability above 10 at 1 GHz and a dielectric material offering permittivity above 10 at 1 GHz.Type: GrantFiled: October 16, 2009Date of Patent: December 23, 2014Assignees: Commissariat a l'Energie Atomique, Centre National de la Recherche ScientifiqueInventors: Bernard Viala, Evangeline Benevent, Christophe Dubarry, Kévin Garello
-
Publication number: 20140367814Abstract: A storage element includes a layer structure, which includes a storage layer including magnetization perpendicular to the film surface, in which the magnetization direction is changed corresponding to information; a magnetization fixing layer including magnetization perpendicular to the film surface that becomes a reference for information stored on the storage layer; a tunnel barrier layer made from an oxide provided between the storage layer and the magnetization fixing layer; and a spin barrier layer made from an oxide provided contacting the surface of the opposite side of the storage layer to the surface contacting the tunnel barrier layer. A low resistance region is formed in a portion of the spin barrier layer formed with a predetermined set film thickness value and information storage on the storage layer is performed by changing the magnetization direction of the storage layer by current flowing in the stacking direction of the layer structure.Type: ApplicationFiled: June 9, 2014Publication date: December 18, 2014Inventors: Hiroyuki OHMORI, Masanori HOSOMI, Kazuhiro BESSHO, Yutaka HIGO, Kazutaka YAMANE, Hiroyuki UCHIDA
-
Publication number: 20140370621Abstract: An integrated circuit containing a ferroelectric capacitor, an underlying hydrogen barrier, and an overlying hydrogen barrier layer. A method for forming an integrated circuit containing a ferroelectric capacitor, an underlying hydrogen barrier, and an overlying hydrogen barrier layer.Type: ApplicationFiled: August 28, 2014Publication date: December 18, 2014Inventors: Rajni J. Aggarwal, Scott R. Summerfelt, Gul B. Basim, Ted S. Moise
-
Publication number: 20140367813Abstract: A magnetic sensor and a manufacturing method thereof are provided. The magnetic sensor includes: a substrate comprising a plurality of Hall elements, a protective layer formed on the substrate, a base layer formed on the protective layer, and an integrated magnetic concentrator (IMC) formed on the base layer and comprising a surface with an elevated portion. The base layer has a larger cross-sectional area than the IMC.Type: ApplicationFiled: August 9, 2013Publication date: December 18, 2014Applicant: MagnaChip Seminconductor, Ltd.Inventors: Seung Han RYU, Jong Yeul JEONG, Kwan Soo KIM
-
Publication number: 20140367815Abstract: A method is described for manufacturing a magnetic sensor module (100, 200, 300, 400) having magnetic sensor elements (130, 330, 430) monolithically integrated at a semiconductor chip (110) which comprises an integrated circuit.Type: ApplicationFiled: May 8, 2014Publication date: December 18, 2014Applicant: NXP B.V.Inventors: Mark Isler, Frederik Willem Maurits Vanhelmont
-
Patent number: 8912012Abstract: A magnetic tunnel junction (MTJ) device and fabrication method is disclosed. In a particular embodiment, a method is disclosed that includes forming a magnetic tunnel junction structure above a bottom electrode. The method also includes forming a diffusion barrier layer above and adjacent to the magnetic tunnel junction structure. The method further includes etching back the diffusion barrier layer, removing the diffusion barrier layer above the magnetic tunnel junction structure. The method also includes connecting a top of the magnetic tunnel junction structure to a conductive layer.Type: GrantFiled: November 25, 2009Date of Patent: December 16, 2014Assignee: QUALCOMM IncorporatedInventors: Xia Li, Seung H. Kang, Xiaochun Zhu
-
Patent number: 8913424Abstract: Magnetic memory cell comprising two conductors and a magnetic storage element between the two conductors, wherein a magnetic enhancement layer (MEL) is provided in the proximity of at least along a partial length of at least one of the two conductors. The MEL is for enhancing a magnetic field in the element when the two conductors are energized. Methods for operation and fabrication process for the memory cell are also disclosed. The memory cell is particularly for use in magnetic random access memory (MRAM) circuits, when using magnetic tunnel junction (MTJ) stacks as the magnetic storage elements.Type: GrantFiled: September 17, 2013Date of Patent: December 16, 2014Assignee: III Holdings 1, LLCInventor: Krishnakumar Mani
-
Patent number: 8912013Abstract: A magnetic tunneling junction (MTJ) device and fabrication method is disclosed. In a particular embodiment, an apparatus is disclosed that includes an MTJ device. The MTJ device includes a free layer and a spin torque enhancing layer. The spin torque enhancing layer includes a nano-oxide layer.Type: GrantFiled: December 19, 2012Date of Patent: December 16, 2014Assignee: QUALCOMM IncorporatedInventors: Xiaochun Zhu, Seung H. Kang, Xia Li
-
Patent number: 8912614Abstract: Semiconductor stack structures such as magnetic tunnel junction structures having a magnetic free layer that is grown on composite, obliquely deposited seed layers to induce an increased in-plane magnetic anisotropy Hk of the magnetic free layer. In one aspect, a semiconductor device includes a composite seed layer formed on a substrate, and a magnetic layer formed on the composite seed layer. The composite seed layer includes a first seed layer obliquely formed with an incident angle from a surface normal of the substrate along a first direction of the substrate, and a second seed layer obliquely formed with the incident angle on the first seed layer along a second direction of the substrate, opposite the first direction.Type: GrantFiled: November 11, 2011Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Francesco A. Vetrò, Daniel C. Worledge
-
Publication number: 20140361391Abstract: A magnetic tunnel junction device with perpendicular magnetization including a reference layer, a tunneling dielectric layer, a free layer and a capping layer is provided. The tunneling dielectric layer covers on the reference layer. The free layer covers on the tunneling dielectric layer. The capping layer is consisted of magnesium, aluminum and oxygen, and disposed on the free layer.Type: ApplicationFiled: February 17, 2014Publication date: December 11, 2014Applicant: Industrial Technology Research InstituteInventors: Kuei-Hung Shen, Shan-Yi Yang, Yung-Hung Wang
-
Publication number: 20140363902Abstract: A mechanism is provided for a spin torque transfer random access memory device. A reference layer is disposed on a seed layer. A tunnel barrier is disposed on the reference layer. A free layer is disposed on the tunnel barrier. A cap layer is disposed on the free layer. The free layer includes a magnetic layer and a metal oxide layer, in which the magnetic layer is disposed on the tunnel barrier and the metal oxide layer is disposed on the magnetic layer. A metal material used in the metal oxide layer includes at least one of Ti, Ta, Ru, Hf, Al, La, and any combination thereof.Type: ApplicationFiled: July 2, 2013Publication date: December 11, 2014Inventor: Guohan Hu