Oxidation Of Deposited Material Patents (Class 438/431)
-
Semiconductor device and fabrication process thereof, method of forming a device isolation structure
Patent number: 6566226Abstract: In a semiconductor device having an STI structure, a space is formed by causing a recession in an oxide film on a surface of a substrate with regard to a sidewall surface of a device isolation trench at an edge of the device isolation trench, and a Si film is formed so as to fill the trench. Further, the oxide film is removed from the surface of the substrate while leaving the Si film, and the trench is filled with an oxide film. Further, the Si film is oxidized to form an oxide film forming a part of the oxide film.Type: GrantFiled: June 19, 2001Date of Patent: May 20, 2003Assignee: Fujitsu LimitedInventor: Masanobu Hatanaka -
Publication number: 20030092242Abstract: In order to close or cover micropipes, which generally are formed in SiC bulk material, one sputters or deposits or grows a layer of silicon on the backside of a micromachined silicon carbide diaphragm. This is followed by an oxidation process. In this approach, the deposition of silicon reduces or completely plugs the micropipes. After the silicon deposition, the wafer is oxidized which completely closes the otherwise reduced micropipes. Since the oxidation process is significantly faster than silicon and SiC, it is significantly easier to close even the largest of micropipes. The thickness of the silicon, the processing for depositing or growing silicon, and the process of oxidation can be adjusted to close micropipes in different SiC materials.Type: ApplicationFiled: November 15, 2001Publication date: May 15, 2003Inventors: Anthony D. Kurtz, Alexander A. Ned
-
Patent number: 6559030Abstract: A method of forming a recessed polysilicon contact is provided. The method includes: forming a trench in a substrate; overfilling the trench with polysilicon; removing the polysilicon outside of the trench to provide a substantially planar surface; oxidizing the surface of the polysilicon in the trench using plasma oxidation; and removing an upper portion of the polysilicon from the trench.Type: GrantFiled: December 13, 2001Date of Patent: May 6, 2003Assignee: International Business Machines CorporationInventors: Thai Doan, Zhong-Xiang He, Michael P. McMahon
-
Patent number: 6534369Abstract: An Insulated Gate Field Effect Transistor (IGFET), fabricated using Shallow Trench Isolation (STI), has an edge of a channel region of the IGFET which has a curved shape with a controlled radius of curvature so as to reduce the electric field at the edge of the channel region. A method of controlling the shape of the edge of the channel region is to limit the supply of oxygen to the region at the edge of the channel region during the oxidation process when the side walls of the silicon island, in which the transistor will be formed, are initially covered with a layer of silicon oxide.Type: GrantFiled: January 31, 2002Date of Patent: March 18, 2003Assignee: Infineon Technologies AGInventors: Peter Thwaite, Jochen Beintner
-
Patent number: 6524900Abstract: A method for controlling the temperature dependence of a junction barrier Schottky diode of a semiconductor material having an energy gap between the valence band and the conduction band exceeding 2 eV provides for doing this when producing the diode by adjusting the on-state resistance of the grid portion of the diode during the production for obtaining a temperature dependence of the operation of the diode adapted to the intended use thereof.Type: GrantFiled: July 25, 2001Date of Patent: February 25, 2003Assignee: ABB Research, LTDInventors: Fanny Dahlqvist, Heinz Lendenmann, Willy Hermansson
-
Patent number: 6518144Abstract: The elements and the trenches are arranged alternately, in repetition, on the main surface of a semiconductor substrate, each of the plurality of elements arranged alternately, in repetition, with the trenches has a configuration (for example, STM) which operates in the same operational mode, and an insulating layer, which is filled into the trenches, and doesn't have a void at a position (the position shallower than the broken line L) shallower than the pn junction to which the largest electric field in the element is applied. Thereby, a semiconductor device and a process for the same, where voids inside of the trenches can be reduced and the film thickness of the insulating film, for filling in the trenches which remain on the surface of the semiconductor substrate, can be made thinner, can be gained through a simple method.Type: GrantFiled: March 22, 2001Date of Patent: February 11, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tetsuya Nitta, Tadaharu Minato
-
Publication number: 20030027404Abstract: The present invention provides a formation method of a trench structure comprising forming a pad oxide layer on a substrate. A first polysilicon layer is formed on the pad oxide layer and an oxide layer is formed thereon. A second polysilicon layer is formed on the oxide layer. The partial second polysilicon layer, the oxide layer, the first polysilicon layer, and the pad oxide layer are removed to expose the partial substrate. The second polysilicon layer and the partial substrate are etched for forming the trench structure in the substrate. An etched depth of the trench structure is well controlled by the etched thickness of the second polysilicon layer.Type: ApplicationFiled: August 6, 2001Publication date: February 6, 2003Applicant: MACRONIX INTERNATIONAL CO., LTDInventors: Erh-Kun Lai, Hsin-Huei Chen, Yu-Ping Huang
-
Publication number: 20030022458Abstract: A method is provided for forming a shallow trench isolation in a semiconductor structure is described as the followings: Firstly, a semiconductor substrate is provided, an oxide layer and a silicon layer are respectively formed. Subsequentially, an etching process is performed so that the semiconductor substrate owns a plurality of columns thereon. A second oxide layer is formed by the thermal oxidation. It is noticed that the original oxide layer is combined with the following second oxide layer as the second oxide layer. Consequentially increasing a thickness of the second oxide layer. Finally, the top surface of the third oxide layer is planazed until the silicon layer is exposed so that reducing damage in the semiconductor structure.Type: ApplicationFiled: July 27, 2001Publication date: January 30, 2003Inventor: Chao-Ming Koh
-
Patent number: 6500729Abstract: A method for forming shallow trench isolation structures produces a shallow trench isolation structure having a substantially planar upper surface. The shallow trench isolation structure is formed from an originally formed shallow trench isolation structure which includes a deposited dielectric material within a trench and which exhibits dishing related problems in the form of a void formed within the trench, wherein the surface of the deposited dielectric material is recessed below the planar upper surface. The method provides for filling the void with a silicon film. The silicon film is then polished in its as-deposited or oxidized form, to produce a shallow trench isolation structure having a planar upper surface.Type: GrantFiled: June 2, 2000Date of Patent: December 31, 2002Assignee: Agere Systems Guardian Corp.Inventors: Sailesh Chittipeddi, Arun Kumar Nanda, Ankineedu Velaga
-
Patent number: 6482718Abstract: A method of manufacturing a semiconductor device is provided which, even if device dimensions decrease, prevents degradation in the operating characteristics of semiconductor elements which are isolated from each other by an element isolation region in a trench isolation structure. Implantation of ions (15) in a polycrystalline silicon layer (3) from above through a silicon nitride film (2) produces an ion-implanted polycrystalline silicon layer (16). Since the ions (15) are an ionic species of element which acts to enhance oxidation, the implantation of the ions (15) changes the polycrystalline silicon layer (3) into the ion-implanted polycrystalline silicon layer (16) having a higher oxidation rate. In subsequent formation of a thermal oxide film (21) on the inner wall of a trench (5), exposed part of the ion-implanted polycrystalline silicon layer (16) is also oxidized, forming relatively wide polycrystalline silicon oxide areas (21a).Type: GrantFiled: September 27, 2001Date of Patent: November 19, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Katsuomi Shiozawa, Takashi Kuroi, Katsuyuki Horita
-
Methods of manufacturing tunnel magnetoresistive element, thin-film magnetic head and memory element
Patent number: 6482657Abstract: A TMR element includes: a free layer formed on a lower gap layer; a tunnel barrier layer formed on the free layer; and a pinned layer formed on the tunnel barrier layer. In the step of forming the tunnel barrier layer on the free layer, an Al layer used for making the tunnel barrier layer is formed through sputtering, for example, on the free layer while the substrate is cooled. The Al layer is oxidized to form the tunnel barrier layer.Type: GrantFiled: December 28, 2000Date of Patent: November 19, 2002Assignee: TDK CorporationInventor: Koji Shimazawa -
Patent number: 6479367Abstract: A method for forming an isolation layer in a semiconductor device, to avoid the occurrence of an angular formation phenomenon at the edge portions of the upper and lower portions of the trench during formation of a shallow trench isolation layer (STI), so that malfunction of the device and the deterioration of its performance due to a parasitic transistor and leakage current, can be prevented. Advantageously, silicon nitride films are formed at the side wall of the pad oxide film and the surface of trench silicon through a nitrogen (N+) plasma nitrification process, after a trench etching process, for formation of STI, so that the generation of a moat is inhibited and deterioration of the device is prevented.Type: GrantFiled: June 29, 2001Date of Patent: November 12, 2002Assignee: Hynix Semiconductor Inc.Inventor: Sang Wook Park
-
Publication number: 20020146890Abstract: A method of fabricating a gate oxide layer. A mask layer isformed on a substrate. The mask layer and the substrate are patterned to form a trench in the substrate. A portion of the mask layer is removed to expose the substrate at a top edge corner portion of the trench. An insulation layer is formed to fill the trench and covering the exposed substrate and the remaining mask layer. The insulation layer over the remaining mask layer is removed to expose the mask layer. The remaining mask layer is removed to expose the substrate. The exposed substrate is implanted with ions to reduce the oxidation rate. As a result, the substrate at the top edge corner portion of the trench covered with the insulation layer has an oxidation rate higher than the exposed substrate. The insulation layer over the surface level of the substrate is then removed to expose the substrate at the top edge corner portion of the trench.Type: ApplicationFiled: April 6, 2001Publication date: October 10, 2002Applicant: United Microelectronics Corp.Inventors: Tong-Hsin Lee, Shih-Chien Hsu, Chang-Chi Huang, Cheng-Tung Huang, Sheng-Hao Lin
-
Patent number: 6461937Abstract: Methods of forming trench isolation regions include the steps of forming a semiconductor substrate having a trench therein and a masking layer thereon extending adjacent the trench. The masking layer may comprise silicon nitride. A recess-inhibiting layer is then formed on a sidewall of the trench and on a sidewall of the masking layer. Next, a stress-relief layer is formed on the recess-inhibiting layer. This stress-relief layer extends opposite the sidewall of the trench and opposite the sidewall of the masking layer and may comprise silicon nitride. The trench is then filled with a trench isolation layer. A sequence of planarization or etch-back steps are then performed to remove the masking layer and also align an upper surface of the trench isolation layer with a surface of the substrate. At least a portion of the masking layer is removed using a first etchant (e.g.Type: GrantFiled: January 7, 2000Date of Patent: October 8, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-eui Kim, Keum-joo Lee, In-seak Hwang, Young-sun Koh, Dong-ho Ahn, Moon-han Park, Tai-su Park
-
Patent number: 6455394Abstract: A method of forming isolation regions in a silicon substrate comprising the steps of forming a trench in the silicon substrate, filling the trench with a silanol polymer material then heating the silanol polymer material so that silicon dioxide is formed in the trench and thereby forms the isolation region. In the preferred embodiment, the silicon substrate is covered by a masking stack which is then etched to expose the underlying silicon substrate. The silicon substrate is then etched to form the trench and the silanol polymer material is deposited in the trench and fills the trench from the bottom up thereby avoiding divots and other defects. The silanol polymer grows faster on the silicon substrate than it does on the nitride. After the silanol polymer is reacted to form the silicon dioxide, CMP polishing is then used to remove the remaining masking stack and silicon dioxide above the surface of the silicon substrate.Type: GrantFiled: March 13, 1998Date of Patent: September 24, 2002Assignee: Micron Technology, Inc.Inventors: Ravi Iyer, Gurtej Sandhu, Pai Pan
-
Publication number: 20020127819Abstract: A surface of a substrate is oxidized at a temperature equal to or higher than 1050° C., or at a oxidation speed equal to or higher than 7.5 nm/min to form an oxide film with a thickness equal to or more than 1500 nm. When the oxide film is removed, a density of pits existent at the surface of a substrate is equal to or less than that prior to the oxidation treatment and a depth of a pit existent there is equal to or less than 50 nm. An element isolation withstand voltage can be prevented from lowering and a fabrication yield of a miniaturized, highly integrated semiconductor device can be improved.Type: ApplicationFiled: May 14, 2002Publication date: September 12, 2002Inventors: Kensuke Okonogi, Takuo Ohashi
-
Publication number: 20020098663Abstract: In the formation of a P-type rediffusion region adjacent to a source drain region in an N well, boron fluoride is implanted without a P well covered with a mask. And in the formation of an N-type rediffusion region adjacent to a source drain region in a P well, phosphorus is implanted with an N well covered with a mask. The dose of boron fluoride implanted without a mask is smaller than the dose of phosphorus.Type: ApplicationFiled: March 27, 2002Publication date: July 25, 2002Applicant: Kabushiki Kaisha ToshibaInventors: Koji Miyamoto, Kohtaro Inoue
-
Patent number: 6417071Abstract: A method for filling a trench within a silicon substrate. There is first provided a silicon substrate having a trench formed therein. There is then formed upon the substrate and within the trench a gap filling silicon oxide trench fill layer employing an ozone assisted thermal chemical vapor deposition (SACVD) method. There is then carried out a densification of the gap filling silicon oxide trench fill layer by annealing in an oxidizing atmosphere at an elevated temperature. Finally, the gap filling silicon oxide trench fill layer is planarized by chemical mechanical polish (CMP) planarization to form the silicon oxide trench filling layer with attenuated surface sensitivity and with an enhanced bulk quality and reduced trench recess at corners.Type: GrantFiled: January 8, 2001Date of Patent: July 9, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Syun-Ming Jang
-
Patent number: 6410405Abstract: The present invention provides a method for forming a field oxide film on a semiconductor device. In particular, the present invention provides a method for forming a field oxide film on a semiconductor device using a silicon epitaxial layer to improve a Shallow Trench Isolation (STI) process.Type: GrantFiled: July 2, 2001Date of Patent: June 25, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Myoung Kyu Park
-
Patent number: 6406975Abstract: A method of manufacturing a shallow trench isolation (STI) with an air gap that is formed by decomposing an organic filler material through a cap layer. A pad layer and a barrier layer are formed over the substrate. The pad layer and the barrier layer are patterned to form a trench opening. We form a trench in substrate by etching through the trench opening. A first liner layer is formed on the sidewalls of the trench. A second liner layer over the barrier layer and the first liner layer. A filler material is formed on the second liner layer to fill the trench. In an important step, a cap layer is deposited over the filler material and the second liner layer. The filler material is subjected to a plasma and heated to vaporize the filler material so that the filler material diffuses through the cap layer to form a gap. An insulating layer is deposited over the cap layer. The insulating layer is planarized. The barrier layer is removed.Type: GrantFiled: November 27, 2000Date of Patent: June 18, 2002Assignee: Chartered Semiconductor Manufacturing Inc.Inventors: Victor Seng Keong Lim, Young-Way Teh, Ting-Cheong Ang, Alex See, Yong Kong Siew
-
Patent number: 6391784Abstract: An ultranarrow insulated trench isolation structure is formed in a semiconductor substrate without creating voids in the insulating material which adversely affect the performance of finished devices. Embodiments include forming a narrow trench in the semiconductor substrate, then forming a spacer on the sidewalls of the trench, as by depositing and anisotropically etching a layer of silicon dioxide, amorphous silicon, or silicon oxynitride. The trench is then refilled as by conventional LPCVD, PECVD or HDP techniques, and the spacers are oxidized, if necessary. Since the spacers, in effect, create sloped trench walls, the trench fill can be performed, even at a high deposition rate, with substantially fewer voids than conventional processes, while also reducing reentrance of the trench walls.Type: GrantFiled: July 21, 1999Date of Patent: May 21, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Effiong E. Ibok
-
Patent number: 6391739Abstract: A process of fabricating a shallow trench isolation structure includes the steps of: providing a substrate; forming a first insulating layer over the substrate; forming a nitride masking layer over the first insulating layer; patterning and etching the nitride masking layer, the first insulating layer and the substrate to remove portions of the nitride masking layer, the first insulating layer and the substrate thereby forming an exposed trench in the substrate, the trench substantially defining boundaries of the isolation structure; depositing a second insulating layer into the trench and over the nitride masking layer; planarizing the second insulating layer to expose the nitride masking layer; removing the nitride masking layer to expose the first insulating layer, and forming a divot proximate an edge of the trench; depositing a silicon layer into the divot, and over the first insulating later and the second insulating layer; etching the silicon layer to expose the first insulating layer, a central portioType: GrantFiled: July 19, 2000Date of Patent: May 21, 2002Assignee: Mosel Vitelic, Inc.Inventor: Kent Liao
-
Patent number: 6388304Abstract: The present invention is a semiconductor device having an element isolation structure of STI, in which after the formation of the STI trench, a silicon nitride film is left over only on the side wall portion of the trench, to form a side wall. Further, ions are implanted from the bottom surface of the trench on which the side wall is formed, and thus a high-concentration punch-through suppression region having the same conductivity as that of the substrate (or well) and a concentration higher that the impurity concentration of the other section close to the substrate (or well), is formed selectively only in the section of the substrate (or well) which is near the bottom surface of the trench. In this manner, the punch-through suppression region can be formed only in the bottom portion of the STI in a self-alignment manner by the thickness of the side wall.Type: GrantFiled: April 27, 2001Date of Patent: May 14, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Fumitomo Matsuoka, Kunihiro Kasai
-
Publication number: 20020045324Abstract: A method for forming a shallow trench isolation structure is provided. A pad oxide and a mask layer are sequentially formed on a substrate, and then a shallow trench opening is formed. An insulation layer is formed on the substrate and filling the opening. After the insulation layer is planarized until the mask layer is exposed, a liner oxide is formed and the shallow trench isolation is densified simultaneously by thermal oxidation densification.Type: ApplicationFiled: February 1, 1999Publication date: April 18, 2002Inventor: YEN-LIN DING
-
Patent number: 6372602Abstract: The present invention provides a method of forming a shallow trench isolation structure in a substrate. The method comprises the steps of: forming an isolation silicon oxide film which comprises an upper portion extending over a silicon oxide film over a silicon nitride film and a lower portion extending in a trench in a silicon substrate; and carrying out an isotropic etching to said upper portion of said isolation silicon oxide film and said silicon oxide film, thereby forming an isolation trench structure without divots in said trench in said silicon substrate.Type: GrantFiled: May 15, 2000Date of Patent: April 16, 2002Assignee: NEC CorporationInventor: Akira Mitsuiki
-
Patent number: 6368940Abstract: A method for fabricating a microelectronic structure includes implanting nitrogen into a semiconductor substrate which is provided with trenches, at least in the region of a main area of the semiconductor substrate. The implantation is intended to be carried out in such a way that a nitrogen concentration at the main area is considerably greater than at the side walls of the trenches. As a result, during subsequent oxidation of the semiconductor substrate, a thinner oxide layer can be formed on the main area, in comparison with the side walls. The oxide layer has a homogeneous transition in the edge region between the main area and the side walls. Implanting nitrogen prior to the oxidation of the semiconductor substrate leads to a uniform oxide layer thickness on the main area.Type: GrantFiled: August 21, 2000Date of Patent: April 9, 2002Assignee: Infineon Technologies AGInventors: Jürgen Amon, Albrecht Kieslich
-
Patent number: 6358818Abstract: The method for forming an isolation region in the present invention mainly includes the following steps. First, a pad layer is formed on a semiconductor substrate and an oxidation masking layer is formed on the pad layer. The oxidation masking layer, the pad layer, and the substrate are then patterned to form trenches in the substrate. The pad layer is removed laterally to form undercut structures under the oxidation masking layer. A doped layer is conformably formed on the oxidation masking layer, the undercut structures of the pad layer, and the substrate in the trenches. Next, a thermally oxidizing step is carried out to oxidize the doped layer to form an oxidized layer conformably on the oxidation masking layer, the undercut structures of the pad layer, and the substrate in the trenchs. A dielectric layer is formed over the substrate to fill up the trenches and cover over the pad layer and the oxidation masking layer. The dielectric layer is planarized downward to portions of the oxidation masking layer.Type: GrantFiled: July 26, 1999Date of Patent: March 19, 2002Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shye-Lin Wu
-
Publication number: 20020019099Abstract: A novel super-self-aligned (SSA) structure and manufacturing process uses a single photomasking layer to define critical features and dimensions of a trench-gated vertical power DMOSFET. The single critical mask determines the trench surface dimension, the silicon source-body mesa width between trenches, and the dimensions and location of the silicon mesa contact. The contact is self-aligned to the trench, eliminating the limitation imposed by contact-to-trench mask alignment in conventional trench DMOS devices needed to avoid process-induced gate-to-source shorts. Oxide step height above the silicon surface is also reduced avoiding metal step coverage problems. Poly gate bus step height is also reduced. Other features described include polysilicon diode formation, controlling the location of drain-body diode breakdown, reducing gate-to-drain overlap capacitance, and utilizing low-thermal budget processing techniques.Type: ApplicationFiled: April 22, 1999Publication date: February 14, 2002Inventors: RICHARD K. WILLIAMS, WAYNE GRABOWSKI
-
Publication number: 20020004282Abstract: A method of forming a trench isolation structure prevents a nitride liner from being over-etched, i.e., prevents the so-called dent phenomenon from occurring. An etching mask pattern is formed on a semiconductor substrate. A trench is formed in the substrate by using the etching mask pattern as an etching mask. A nitride liner, serving as an oxidation barrier layer, is formed at the sides and bottom of the trench, and is then annealed in a furnace to density the same. In a subsequent etching process, such as that used to remove the etching mask pattern, the densified nitride liner resists being etched. Accordingly, a trench isolation structure having a good profile is produced.Type: ApplicationFiled: May 3, 2001Publication date: January 10, 2002Inventor: Soo-Jin Hong
-
Patent number: 6323105Abstract: A method for fabrication a shallow trench isolation (STI) structure by combining uses of a STI process and a local oxidation (LOCAS) process is provided. The method includes forming a first liner oxide layer over a substrate, on which a patterned hard material layer is formed. A hard spacer is formed on each sidewall of the hard material layer. A LOCOS structure is formed on the substrate other than the hard spacer and the hard material layer. Then, the hard spacer is removed to expose a portion of the pad oxide on the substrate. A trench is formed in the substrate on each side of the LOCOS structure. A conformal second liner oxide layer is formed on the inner surface of the trench. The trench is filled with a polysilicon layer, having a surface higher than the substrate surface. A second thermal process is performed to oxidize the polysilicon layer so as to merge the LOCOS structure to cover the surface of the polysilicon layer.Type: GrantFiled: November 9, 1998Date of Patent: November 27, 2001Assignee: United Microelectronics Corp.Inventors: Coming Chen, Tony Lin
-
Patent number: 6323101Abstract: In one aspect, the invention includes a semiconductor processing method of removing water from a material comprising silicon, oxygen and hydrogen, the method comprising maintaining the material at a temperature of at least about 100° C., more preferably at least 300° C., and at a pressure of greater than 1 atmosphere to drive water from the material. In another aspect, the invention includes a semiconductor processing method of forming SiO2 having a wet etch removal rate of less than about 700 Angstroms/minute comprising: a) forming a layer comprising Si(OH)x; b) maintaining the Si(OH)x at a temperature of at least about 300° C. and at a pressure of greater than 1 atmosphere to drive water from the Si(OH)x; and c) converting the Si(OH)x to SiO2, the SiO2 having a wet etch removal rate of less than about 700 Angstroms/minute under the conditions of a buffered oxide etch utilizing 20:1 H2O:HF, at about atmospheric pressure and at a temperature of about 30° C.Type: GrantFiled: September 3, 1998Date of Patent: November 27, 2001Assignee: Micron Technology, Inc.Inventors: Weimin Li, Trung Tri Doan, David L. Chapek
-
Patent number: 6316331Abstract: The present invention provides a method to form a dishing-free insulator in trench isolation without repeated formations of silicon sidewall spacers and thermal oxidation of the silicon sidewall spacers. Using Ion-Metal Plasma (IMP) process to deposit silicon film directionally in the trenchs of the substrate is the key point of the present invention.Type: GrantFiled: October 13, 2000Date of Patent: November 13, 2001Assignee: Vanguard International Semiconductor Corp.Inventor: Horng-Huei Tseng
-
Publication number: 20010038137Abstract: Exemplary embodiments of the present invention disclose a semiconductor assembly having at least one isolation structure formed. The semiconductor assembly comprises: a first trench in a semiconductive substrate; a second trench extending the overall trench depth in the semiconductive substrate by being aligned to the first trench; and a planarized insulation material substantially filling the first and second trenches. The isolation structure separates a non-continuous surface of a conductive region.Type: ApplicationFiled: December 8, 2000Publication date: November 8, 2001Inventor: Salman Akram
-
Patent number: 6300219Abstract: In accordance with an aspect of the invention, a method of forming a trench isolation region includes forming a trench within a substrate. A silanol layer is formed to partially fill the trench and then converted, at least some of the silanol, to a compound including at least one of SiOn and RSiOn, where R includes an organic group. An electrically insulative material is formed over the converted silanol to fill the trench. In another aspect of the invention, a method of forming a trench isolation region includes forming a trench within a substrate. A first layer of at least one of Si(OH)x and (CH3)ySi(OH)4−y is formed to partially fill the trench. At least some of the Si(OH)x if present is converted to SiO2 and at least some of (CH3)ySi(OH)4−y if present is converted to (CH3)xSiO2−x. Next, a layer of an electrically insulative material is formed to fill the trench.Type: GrantFiled: August 30, 1999Date of Patent: October 9, 2001Assignee: Micron Technology, Inc.Inventors: Trung Tri Doan, Gurtej S. Sandhu
-
Publication number: 20010026995Abstract: The method of structuring shallow trench isolations is accomplished by forming mask patterns containing openings in semiconductor substrate; forming trenches on the semiconductor substrate by using openings; filling in openings and trenches with first silicon oxide film. A second silicon oxide film is formed and etched back after removing the mask patterning to form side walls on the side walls of first silicon oxide film. Then, the first silicon oxide film is removed from the element region after performing ion doping of element region to facilitate the formation of transistors.Type: ApplicationFiled: March 21, 2001Publication date: October 4, 2001Inventor: Keita Kumamoto
-
Publication number: 20010021559Abstract: The present invention relates to a collector pin and a trench in an integrated circuit intended for high speed communication, and to a manufacturing method for these items. The collector pin is achieved by creating an area which is implantation damaged or made amorphous and at least partially doped (139) by means of ion implantation from an upper silicon surface comprised in a semiconductor structure (144) down to a depth lower than the depth of the surrounding field oxide (120), and that the semiconductor structure (144) is then heat treated.Type: ApplicationFiled: May 14, 2001Publication date: September 13, 2001Applicant: Telefonaktiebolaget LM EricssonInventors: Hans Erik Norstrom, Sam-Hyo Hong, Bo Anders Lindgren, Torbjorn Larsson
-
Patent number: 6277710Abstract: A method of forming shallow trench isolations wherein trench oxide grooving due to etch stop layer etching is eliminated by the formation of a liner oxidation overlying a polysilicon layer. A semiconductor substrate is provided. A pad oxide layer is grown. A polysilicon layer is deposited. Optionally, the polysilicon layer may be ion implanted to increase the oxidation rate. A silicon nitride layer is deposited. The silicon nitride layer, the polysilicon layer, the pad oxide layer and the semiconductor substrate are patterned to form trenches for planned shallow trench isolations. A liner oxidation layer is grown overlying the semiconductor substrate, the pad oxide layer, and the polysilicon layer inside the trenches. A trench oxide layer is deposited overlying said silicon nitride layer and filling said trenches. The trench oxide layer is polished down to the silicon nitride layer. The silicon nitride layer, the polysilicon layer, the pad oxide layer are etched away.Type: GrantFiled: November 15, 1999Date of Patent: August 21, 2001Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Hyun Tae Kim, Kam Chew Leong, Elgin Kiok Boone Quek
-
Patent number: 6274455Abstract: A method for isolating a semiconductor device is disclosed. The method includes the steps of forming a buffer film on a semiconductor substrate and an oxide prevention film on the buffer film, etching the buffer,film and the oxide prevention film of a device isolation region, etching the substrate using the oxide prevention film as a mask and forming a trench, forming an oxidizable film on the surface of the trench, forming an insulation film filled into the trench by oxidizing the oxidizable film, and removing the buffer film and the oxide prevention film, for thereby enhancing the isolation characteristic of the device.Type: GrantFiled: December 23, 1998Date of Patent: August 14, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Su Jin Seo
-
Patent number: 6265302Abstract: An improved and new process for fabricating MOSFET's in shallow trench isolation (STI), with sub-quarter micron ground rules, includes a passivating trench liner of silicon nitride. The silicon nitride passivating liner is utilized in the formation of borderless or “unframed” electrical contacts, without reducing the poly to poly spacing. Borderless contacts are formed, wherein contact openings are etched in an interlevel dielectric (ILD) layer over both an active region (P-N junction) and an inactive trench isolation region. During the contact hole opening, a selective etch process is utilized which etches the ILD layer, while the protecting passivating silicon nitride liner remains intact protecting the P-N junction at the edge of trench region. Subsequent processing of conductive tungsten metal plugs are prevented from shorting by the passivating trench liner.Type: GrantFiled: July 12, 1999Date of Patent: July 24, 2001Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Chong Wee Lim, Eng Hua Lim, Soh Yun Siah, Kong Hean Lee, Chun Hui Low
-
Patent number: 6255193Abstract: The fabrication method provides for an etched isolation trench to be lined, if appropriate firstly with a thin thermal oxide layer, and then with an oxidizable auxiliary layer. The auxiliary layer consumes oxygen during subsequent thermal processes, thereby avoiding oxidation of deeper structures, in particular of an insulation collar in a capacitor trench.Type: GrantFiled: January 31, 2000Date of Patent: July 3, 2001Assignee: Infineon Technologies AGInventors: Hans-Peter Sperlich, Jens Zimmermann
-
Patent number: 6251000Abstract: A substrate holder for holding a substrate to be polished thereon and pressing the substrate against a polishing pad includes a substrate-holding head for holding the substrate thereon and pressing the substrate against the polishing pad. The substrate-holding head is disposed to be vertically movable toward/away from the polishing pad. A pressing member for pressing a peripheral region of the substrate, except for an outer edge region thereof, against the polishing pad is attached to the substrate-holding head.Type: GrantFiled: September 20, 1999Date of Patent: June 26, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tomoyasu Murakami, Katsuyuki Ikenouchi, Yuichi Miyoshi
-
Patent number: 6251734Abstract: A method of manufacturing semiconductor components includes etching two trenches (105, 106, 805, 806, 1205, 1206) into a surface of a substrate (101, 801, 1201), lining the two trenches (105, 106, 805, 806, 1205, 1206) with an electrically insulative layer (107, 807, 1207) that is never completely removed from a first one of the two trenches (105, 106, 805, 806, 1205, 1206), and simultaneously filling the two trenches (105, 106, 805, 806, 1205, 1206) with a material wherein the material is never completely removed from the first one of the two trenches (105, 106, 805, 806, 1205, 1206) and wherein the second one of the two trenches (105, 106, 805, 806, 1205, 1206) becomes electrically coupled to the substrate (101, 801, 1201).Type: GrantFiled: July 1, 1998Date of Patent: June 26, 2001Assignee: Motorola, Inc.Inventors: Gordon M. Grivna, Georges M. Robert
-
Patent number: 6239001Abstract: Disclosed is a method for making a semiconductor device where a device region and a device isolation region for electrically isolating between devices are formed on a semiconductor substrate, said device region including a transistor, which has the steps of: forming device isolation film by using polysilicon film or amorphous silicon film as a buffer; and oxidizing the polysilicon film or amorphous film into silicon oxide film and then removing the silicon oxide film after forming the device isolation film.Type: GrantFiled: January 12, 1998Date of Patent: May 29, 2001Assignee: NEC CorporationInventor: Yoshihiro Takaishi
-
Patent number: 6228741Abstract: A method is given for removing excess oxide from active areas after shallow trench isolation, without the use of chemical-mechanical polishing. A nitride mask protects active areas during the etch of isolation trenches. The trenches are filled with oxide, using high density plasma deposition, which simultaneously etches, providing a sloping contour around the isolation trenches. A further layer of nitride is used to provide a cap over the trench which seals to the underlying layer of nitride. The cap layer of nitride receives a patterned etch to remove the cap only over the active areas. This allows a selective etch to remove the excess oxide, which can be followed by a selective etch to remove the nitride layers.Type: GrantFiled: January 11, 1999Date of Patent: May 8, 2001Assignee: Texas Instruments IncorporatedInventors: Shawn T. Walsh, John E. Campbell, James B. Friedmann, Thomas M. Parrill, Der'E Jan, Joshua J. Robbins, Byron T. Ahlburn, Sue Ellen Crank
-
Patent number: 6225187Abstract: This present discloses a method for STI top rounding control, the steps comprising: (a) providing a semiconductor substrate; (b) forming an oxide layer on the substrate; (c) forming a hard mask on the oxide layer; (d) forming a photoresist pattern with an opening exposing the hard mask at a predetermined STI trench region on the hard mask; (e) etching the exposed hard mask and the underlying oxide layer within the opening in sequence, and continuously over-etching to remove part of the semiconductor substrate to form a window lower than the surface of the oxide layer; and (f) using the photoresist pattern and the hard mask as an etching mask, removing part of the exposed semiconductor substrate in the window to form an STI trench.Type: GrantFiled: April 1, 1999Date of Patent: May 1, 2001Assignee: Nanya Technology CorporationInventors: Tse Yao Huang, Yun Sen Lai
-
Patent number: 6218267Abstract: The present invention relates to a shallow trench isolation method of a semiconductor wafer for filling dielectric material in each shallow trench between components on the surface of the semiconductor wafer to isolate the components electrically and prevent dishing when the chemical-mechanical polishing is performed on the surface of dielectric material in each shallow trench.Type: GrantFiled: November 11, 1998Date of Patent: April 17, 2001Assignee: Mosel Vitelic Inc.Inventor: Jacson Liu
-
Patent number: 6214683Abstract: A process for fabricating a semiconductor device includes the formation of a hard-mask using lithographic techniques followed by a lateral oxidation process to reduce the lateral dimension of the hard-mask. The lateral oxidation is carried out by selectively oxidizing an oxidizable layer situated between an etch-stop layer and an oxidation resistant layer. Upon completion of the lateral oxidation process, etch-stop layer and the oxidation resistant are removed and a residual layer of oxidizable material is then used as a mask for the formation of a device component. The lateral dimension of the residual layer can be substantially less than that achievable by optical lithographic techniques.Type: GrantFiled: April 12, 1999Date of Patent: April 10, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Scott Allan Bell, Chih-Yuh Yang
-
Patent number: 6214696Abstract: The method includes forming a pad oxide, a polysilicon layer over a substrate. Next, an oxide layer is formed over the polysilicon layer. An opening is formed in the oxide layer, the polysilicon layer, and the pad layer. A trench is formed by etching the substrate using the oxide layer as a mask. A sidewall structure is then formed on the opening. Next, an exposed portion of the substrate is etched by using the sidewall structure as a mask. The sidewall structure and the oxide layer are then removed. An oxide and an oxynitride layer are then formed on the aforesaid feature. A semiconductor layer is then formed over the oxynitride layer. A portion of the semiconductor layer is oxidized for forming an insulating layer. Finally, a refilling layer is formed over the insulating layer and the substrate is planarized for having a planar surface.Type: GrantFiled: September 10, 1999Date of Patent: April 10, 2001Assignee: Texas Instruments - Acer IncorporatedInventor: Shye-Lin Wu
-
Patent number: 6197658Abstract: A method for filling a trench within a silicon substrate. There is first provided a silicon substrate having a trench formed therein. There is then formed upon the substrate and within the trench a gap filling silicon oxide trench fill layer employing an ozone assisted thermal chemical vapor deposition (SACVD) method. There is then carried out a densification of the gap filling silicon oxide trench fill layer by annealing in an oxidizing atmosphere at an elevated temperature. Finally, the gap filling silicon oxide trench fill layer is planarized by chemical mechanical polish (CMP) planarization to form the silicon oxide trench filling layer with attenuated surface sensitivity and with an enhanced bulk quality and reduced trench recess at corners.Type: GrantFiled: October 30, 1998Date of Patent: March 6, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Syun-Ming Jang
-
Patent number: 6191002Abstract: A method of forming a trench isolation structure is provided, which prevents generation of defects such as voids, cracks, and depressions of an isolation dielectric formed in an isolation trench without problems such as isolation region expansion, isolation capability degradation, and current leakage increase. In a first step, an isolation trench is formed in a semiconductor substrate to expose a top of the trench from a main surface of the substrate. In a second step, the whole main surface of the substrate is covered with a solution of a silazane perhydride polymer by spin coating, thereby forming a film of the solution covering the whole main surface of the substrate. The trench is entirely filled with the film of the solution. The film of the solution may be formed directly on the main surface of the substrate or formed indirectly over the main surface of the substrate via any intervening film or films.Type: GrantFiled: April 26, 1999Date of Patent: February 20, 2001Assignee: NEC CorporationInventor: Kenichi Koyanagi