Multiple Insulative Layers In Groove Patents (Class 438/435)
-
Publication number: 20150108600Abstract: Disclosed are methods and resulting structures which provide an opening for epitaxial growth, the opening having an associated projection for reducing the size of the contact area on a substrate at which growth begins. During growth, the epitaxial material grows vertically from the contact area and laterally over the projection. The projection provides a stress relaxation region for the lateral growth to reduce dislocation and stacking faults at the side edges of the grown epitaxial material.Type: ApplicationFiled: October 17, 2013Publication date: April 23, 2015Applicant: MICRON TECHNOLOGY, INC.Inventors: Song Guo, Yushi Hu, Roy Meade, Sanh D. Tang, Michael P. Violette, David H. Wells
-
Patent number: 9012302Abstract: A method of etching a recess in a semiconductor substrate is described. The method may include forming a dielectric liner layer in a trench of the substrate where the liner layer has a first density. The method may also include depositing a second dielectric layer at least partially in the trench on the liner layer. The second dielectric layer may initially be flowable following the deposition, and have a second density that is less than the first density of the liner. The method may further include exposing the substrate to a dry etchant, where the etchant removes a portion of the first liner layer and the second dielectric layer to form a recess, where the dry etchant includes a fluorine-containing compound and molecular hydrogen, and where the etch rate ratio for removing the first dielectric liner layer to removing the second dielectric layer is about 1:1.2 to about 1:1.Type: GrantFiled: September 11, 2014Date of Patent: April 21, 2015Assignee: Applied Materials, Inc.Inventors: Kedar Sapre, Nitin Ingle, Jing Tang
-
Patent number: 9012301Abstract: In the method of manufacturing a semiconductor apparatus of the present invention, after forming trench isolation regions 100c, 100f, and 100g on a surface of a semiconductor substrate 101 so as to isolate element regions on which the semiconductor elements are to be formed, a silicon nitride film (antioxidant film) 109 is formed so as to cover the trench isolation regions and to stick out from the trench isolation regions with partially overlapping element regions adjacent to the trench isolation regions, and a thermal oxide film 110 that is thicker than a thermal oxide film required in a semiconductor element of a predetermined size among a plurality of semiconductor elements, is formed on the element region using the antioxidant film as a mask.Type: GrantFiled: September 9, 2011Date of Patent: April 21, 2015Assignee: Sharp Kabushiki KaishaInventor: Satoshi Hikida
-
Patent number: 8980715Abstract: Multilayer dielectric structures are provided having silicon nitride (SiN) and silicon oxynitride (SiNO) films for use as capping layers, liners, spacer barrier layers, and etch stop layers, and other components of semiconductor nano-devices. For example, a semiconductor structure includes a multilayer dielectric structure having multiple layers of dielectric material including one or more SiN layers and one or more SiNO layers. The layers of dielectric material in the multilayer dielectric structure have a thickness in a range of about 0.5 nanometers to about 3 nanometers.Type: GrantFiled: August 28, 2013Date of Patent: March 17, 2015Assignee: International Business Machines CorporationInventors: Alfred Grill, Seth L. Knupp, Son V. Nguyen, Vamsi K. Paruchuri, Deepika Priyadarshini, Hosadurga K. Shobha
-
Patent number: 8975152Abstract: Methods of reducing dislocation in a semiconductor substrate between asymmetrical trenches are described. The methods may include etching a plurality of trenches on a semiconductor substrate and may include two adjacent trenches of unequal width separated by an unetched portion of the substrate. The methods may include forming a layer of dielectric material on the substrate. The dielectric material may form a layer in the trenches located adjacent to each other of substantially equivalent height on both sides of the unetched portion of the substrate separating the two trenches. The methods may include densifying the layer of dielectric material so that the densified dielectric within the two trenches of unequal width exerts a substantially similar stress on the unetched portion of the substrate that separates them.Type: GrantFiled: November 5, 2012Date of Patent: March 10, 2015Assignee: Applied Materials, Inc.Inventors: Sukwon Hong, Hiroshi Hamana, Jingmei Liang
-
Patent number: 8969172Abstract: [Problem] To provide a method for forming an isolation structure having a low shrinkage percentage and a low tensile stress. [Means for Solving] A first polysilazane composition containing a porogen is cast on the surface of a substrate to form a coat, and then the coat is fired to form a porous siliceous film having a refractive index of 1.3 or less. Thereafter, the surface of the porous siliceous film is soaked with a second polysilazane composition, and then fired to form an isolation structure of a siliceous film having a refractive index of 1.4 or more.Type: GrantFiled: November 2, 2011Date of Patent: March 3, 2015Assignee: AZ Electronic Materials USA Corp.Inventors: Naoko Nakamoto, Katsuchika Suzuki, Shinji Sugahara, Tatsuro Nagahara
-
Patent number: 8962430Abstract: On a substrate formed of a first semiconductor layer, an insulating layer and a second semiconductor layer, a silicon oxide pad layer and a silicon nitride pad layer are deposited and patterned to define a mask. The mask is used to open a trench through the first semiconductor layer and insulating layer and into the second semiconductor layer. A dual liner of silicon dioxide and silicon nitride is conformally deposited within the trench. The trench is filled with silicon dioxide. A hydrofluoric acid etch removes the silicon nitride pad layer along with a portion of the conformal silicon nitride liner. A hot phosphoric acid etch removes the silicon oxide pad layer, a portion of the silicon oxide filling the trench and a portion of the conformal silicon nitride liner. The dual liner protects against substrate etch through at an edge of the trench between the first and second semiconductor layers.Type: GrantFiled: May 31, 2013Date of Patent: February 24, 2015Assignees: STMicroelectronics, Inc., International Business Machines CorporationInventors: Qing Liu, Nicolas Loubet, Bruce Doris
-
Patent number: 8962446Abstract: Some embodiments include methods of forming isolation regions in which spin-on material (for example, polysilazane) is converted to a silicon dioxide-containing composition. The conversion may utilize one or more oxygen-containing species (such as ozone) and a temperature of less than or equal to 300° C. In some embodiments, the spin-on material is formed within an opening in a semiconductor material to form a trenched isolation region. Other dielectric materials may be formed within the opening in addition to the silicon dioxide-containing composition formed from the spin-on material. Such other dielectric materials may include silicon dioxide formed by chemical vapor deposition and/or silicon dioxide formed by high-density plasma chemical vapor deposition.Type: GrantFiled: February 21, 2011Date of Patent: February 24, 2015Assignee: Micron Technology, Inc.Inventors: Robert J. Hanson, Janos Fucsko
-
Patent number: 8957418Abstract: A semiconductor device according to the present invention includes: a gate electrode (62) of a thin film transistor (10) and an oxygen supply layer (64), the gate electrode (62) and the oxygen supply layer (64) being formed on a substrate (60); a gate insulating layer (66) formed on the gate electrode (62) and the oxygen supply layer (64); an oxide semiconductor layer (68) of the thin film transistor (10), the oxide semiconductor layer (68) being formed on the gate insulating layer (66); and a source electrode (70S) and a drain electrode (70d) of the thin film transistor (10), the source electrode (70S) and the drain electrode (70d) being formed on the gate insulating layer (66) and the oxide semiconductor layer (68).Type: GrantFiled: December 6, 2011Date of Patent: February 17, 2015Assignee: Sharp Kabushiki KaishaInventors: Masao Moriguchi, Yohsuke Kanzaki, Yudai Takanishi, Takatsugu Kusumi, Hiroshi Matsukizono
-
Publication number: 20150044855Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.Type: ApplicationFiled: October 27, 2014Publication date: February 12, 2015Inventors: Xiuyu Cai, Ruilong Xie, William J. Taylor, JR.
-
Patent number: 8940615Abstract: The present invention provides a method of forming an isolation structure. A substrate is provided, and a trench is formed in the substrate. Next, a semiconductor layer is formed on a surface of the trench. A nitridation is carried out to form a nitridation layer in the semiconductor layer. Lastly, an insulation layer is filled into the trench.Type: GrantFiled: September 9, 2012Date of Patent: January 27, 2015Assignee: United Microelectronics Corp.Inventors: Te-Lin Sun, Chien-Liang Lin, Yu-Ren Wang
-
Patent number: 8927387Abstract: A thin BOX ETSOI device with robust isolation and method of manufacturing. The method includes providing a wafer with at least a pad layer overlying a first semiconductor layer overlying an oxide layer overlying a second semiconductor layer, wherein the first semiconductor layer has a thickness of 10 nm or less. The process continues with etching a shallow trench into the wafer, extending partially into the second semiconductor layer and forming first spacers on the sidewalls of said shallow trench. After spacer formation, the process continues by etching an area directly below and between the first spacers, exposing the underside of the first spacers, forming second spacers covering all exposed portions of the first spacers, wherein the pad oxide layer is removed, and forming a gate structure over the first semiconductor wafer.Type: GrantFiled: April 9, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B Doris, Balasubramanian S Haran, Sanjay Mehta, Stefan Schmitz
-
Patent number: 8927390Abstract: A method of etching a recess in a semiconductor substrate is described. The method may include forming a dielectric liner layer in a trench of the substrate where the liner layer has a first density. The method may also include depositing a second dielectric layer at least partially in the trench on the liner layer. The second dielectric layer may initially be flowable following the deposition, and have a second density that is less than the first density of the liner. The method may further include exposing the substrate to a dry etchant, where the etchant removes a portion of the first liner layer and the second dielectric layer to form a recess, where the dry etchant includes a fluorine-containing compound and molecular hydrogen, and where the etch rate ratio for removing the first dielectric liner layer to removing the second dielectric layer is about 1:1.2 to about 1:1.Type: GrantFiled: September 21, 2012Date of Patent: January 6, 2015Assignee: Applied Materials, Inc.Inventors: Kedar Sapre, Nitin Ingle, Jing Tang
-
Patent number: 8921183Abstract: A method for fabricating a trench isolation structure is described. A trench is formed in a substrate. A liner layer is formed at least in the trench. A precursor layer is formed at least on the sidewalls of the trench. The precursor layer is converted to an insulating layer that has a larger volume than the precursor layer and fills up the trench.Type: GrantFiled: December 8, 2010Date of Patent: December 30, 2014Assignee: Nanya Technology CorporationInventors: Jen-Jui Huang, Hung-Ming Tsai
-
Publication number: 20140374838Abstract: An integrated circuit structure includes a semiconductor substrate, which includes a semiconductor strip. A Shallow Trench Isolation (STI) region is on a side of the semiconductor strip. The STI region includes a first portion comprising an oxide and a second portion free from oxide. The second portion separates the first portion from the semiconductor substrate. A semiconductor fin is over and aligned to the semiconductor strip, wherein the semiconductor fin is higher than a top surface of the STI region.Type: ApplicationFiled: June 21, 2013Publication date: December 25, 2014Inventors: Neng-Kuo Chen, Gin-Chen Huang, Ching-Hong Jiang, Sey-Ping Sun, Clement Hsingjen Wann
-
Patent number: 8916433Abstract: When forming high-k metal gate electrode structures in an early manufacturing stage, integrity of an encapsulation and, thus, integrity of sensitive gate materials may be improved by reducing the surface topography of the isolation regions. To this end, a dielectric cap layer of superior etch resistivity is provided in combination with the conventional silicon dioxide material.Type: GrantFiled: February 28, 2012Date of Patent: December 23, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Thilo Scheiper, Peter Baars, Sven Beyer
-
Patent number: 8912074Abstract: A method of forming shallow trench isolation structures including the steps of forming a trench in a substrate, filling a first insulating layer in the lower portion of the trench and defining a recess at the upper portion of the trench, forming a buffer layer on the sidewall of the recess, filling a second insulating layer in the recess, and performing a steam annealing process to transform the substrate surrounding the first insulating layer into an oxide layer.Type: GrantFiled: July 13, 2014Date of Patent: December 16, 2014Assignee: United Microelectronics Corp.Inventors: En-Chiuan Liou, Po-Chao Tsao, Chia-Jui Liang, Jia-Rong Wu
-
Patent number: 8895405Abstract: A method of manufacturing a semiconductor device includes forming a silicon nitride film having an opening portion on a semiconductor substrate, forming a silicon oxide film on the silicon nitride film and on a side face of the opening portion, performing an etching treatment to the silicon oxide film so that a sidewall is formed on the side face of the opening portion, forming a trench on the semiconductor substrate with use of the sidewall and the silicon nitride film as a mask, and forming an insulating layer in the trench. The step of forming the silicon oxide film includes oxidizing the silicon nitride film with a plasma oxidation method or a radical oxidation method.Type: GrantFiled: December 21, 2007Date of Patent: November 25, 2014Assignee: Spansion LLCInventors: Fumihiko Inoue, Yukio Hayakawa
-
Patent number: 8889523Abstract: A semiconductor process includes the following steps. A substrate having a recess is provided. A decoupled plasma nitridation process is performed to nitride the surface of the recess for forming a nitrogen containing liner on the surface of the recess. A nitrogen containing annealing process is then performed on the nitrogen containing liner.Type: GrantFiled: January 2, 2012Date of Patent: November 18, 2014Assignee: United Microelectronics Corp.Inventors: Te-Lin Sun, Chien-Liang Lin, Yu-Ren Wang, Ying-Wei Yen
-
Patent number: 8865595Abstract: A semiconductor device and methods for small trench patterning are disclosed. The device includes a plurality of gate structures and sidewall spacers, an etch stop layer disposed over the sidewall spacers, an interlayer dielectric (ILD) layer disposed on a bottom portion of the etch stop layer, an etch buffer layer disposed on an upper portion of the etch stop layer, and a plurality of metal plugs between the gate structures. An upper portion of the metal plugs is adjacent to the etch buffer layer and a lower portion of the metal plugs is adjacent to the ILD layer.Type: GrantFiled: January 5, 2012Date of Patent: October 21, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ya Hui Chang
-
Patent number: 8853052Abstract: A method for fabricating a semiconductor device is disclosed. An exemplary method includes a providing substrate. A dielectric layer is formed over the semiconductor substrate and a stop layer is formed over the dielectric layer. The stop layer and the dielectric layer comprise a different material. The method further includes forming a patterned hard mask layer over the stop layer and etching the semiconductor substrate through the patterned hard mask layer to form a plurality of trenches. The method also includes depositing an isolation material on the semiconductor substrate and substantially filling the plurality of trenches. Thereafter, performing a CMP process on the semiconductor substrate, wherein the CMP process stops on the stop layer.Type: GrantFiled: August 5, 2011Date of Patent: October 7, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Gin-Chen Huang, Yi-An Lin, Ching-Hong Jiang, Neng-Kuo Chen, Sey-Ping Sun, Clement Hsingjen Wann
-
Patent number: 8846537Abstract: A mold having an open interior volume is used to define patterns. The mold has a ceiling, floor and sidewalls that define the interior volume and inhibit deposition. One end of the mold is open and an opposite end has a sidewall that acts as a seed sidewall. A first material is deposited on the seed sidewall. A second material is deposited on the deposited first material. The deposition of the first and second materials is alternated, thereby forming alternating rows of the first and second materials in the interior volume. The mold and seed layer are subsequently selectively removed. In addition, one of the first or second materials is selectively removed, thereby forming a pattern including free-standing rows of the remaining material. The free-standing rows can be utilized as structures in a final product, e.g., an integrated circuit, or can be used as hard mask structures to pattern an underlying substrate. The mold and rows of material can be formed on multiple levels.Type: GrantFiled: March 11, 2013Date of Patent: September 30, 2014Assignee: Micron Technology, Inc.Inventor: Gurtej S. Sandhu
-
Patent number: 8841200Abstract: A through silicon via (TSV) and a deep trench capacitor (DTCap) or a deep trench isolation (DTI) are simultaneously formed on the same substrate by a single mask and a single reactive ion etching (RIE). The TSV trench is wider and deeper that the DTCap or DTI trench. The TSV and DTCap or DTI are formed with different dielectric materials on the trench sidewalls. The TSV and DTCap or DTI are perfectly aligned.Type: GrantFiled: May 2, 2013Date of Patent: September 23, 2014Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Mukta G. Farooq, Louis L. Hsu
-
Patent number: 8841199Abstract: A method of forming a semiconductor device is provided. The method includes preparing a substrate having a transistor region and an alignment region, forming a first trench and a second trench in the substrate of the transistor region and in the substrate of the alignment region, respectively, forming a drift region in the substrate of the transistor region, forming two third trenches respectively adjacent to two ends of the drift region, and forming an isolation pattern in the first trench, a buried dielectric pattern in the second trench, and dielectric patterns in the two third trenches, respectively. A depth of the first trench is less than a depth of the third trenches, and the depth of the first trench is equal or substantially equal to a depth of the second trench.Type: GrantFiled: March 10, 2014Date of Patent: September 23, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Yongdon Kim
-
Patent number: 8841198Abstract: An isolation layer of a semiconductor device and a process for forming the same is described herein. The isolation layer includes a trench that is defined and formed in a semiconductor substrate. A first liner nitride layer is formed on the surface of the trench and a flowable insulation layer is formed in the trench including the first liner nitride layer. The flowable insulation layer is formed such to define a recess in the trench. A second liner nitride layer is formed on the recess including the flowable insulation layer and the first liner nitride layer. Finally, an insulation layer is formed in the recess on the second liner nitride layer to completely fill the trench.Type: GrantFiled: July 3, 2008Date of Patent: September 23, 2014Assignee: Hynix Semiconductor Inc.Inventors: Hyung Hwan Kim, Kwang Kee Chae, Jong Goo Jung, Ok Min Moon, Young Bang Lee, Sung Eun Park
-
Patent number: 8835242Abstract: An embodiment is a semiconductor structure. The semiconductor structure comprises at least two gate structures on a substrate. The gate structures define a recess between the gate structures, and the recess is defined by a depth in a vertical direction. The depth is from a top surface of at least one of the gate structures to below a top surface of the substrate, and the depth extends in an isolation region in the substrate. The semiconductor structure further comprises a filler material in the recess. The filler material has a first thickness in the vertical direction. The semiconductor structure also comprises an inter-layer dielectric layer in the recess and over the filler material. The inter-layer dielectric layer has a second thickness in the vertical direction below the top surface of the at least one of the gate structures. The first thickness is greater than the second thickness.Type: GrantFiled: February 12, 2014Date of Patent: September 16, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Hung Ko, Jyh-Huei Chen, Ming-Jie Huang
-
Publication number: 20140256115Abstract: A semiconductor structure is located in a recess of a substrate. The semiconductor structure includes a liner, a silicon rich layer and a filling material. The liner is located on the surface of the recess. The silicon rich layer is located on the liner. The filling material is located on the silicon rich layer and fills the recess. Furthermore, a semiconductor process forming said semiconductor structure is also provided.Type: ApplicationFiled: May 23, 2014Publication date: September 11, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chih-Chien Liu, Chia-Lung Chang, Jei-Ming Chen, Jui-Min Lee, Yuh-Min Lin
-
Patent number: 8829642Abstract: The present invention discloses a semiconductor device, which comprises: a substrate, and a shallow trench isolation in the substrate, characterized in that, the semiconductor device further comprises a stress release layer between the substrate and the shallow trench isolation. In the semiconductor device and the method for manufacturing the same according to the present invention, the stresses accumulated during the formation of the STI can be released by interposing the stress release layer made of a softer material between the substrate and the STI, thereby reducing the leakage current of the substrate of the device and improving the device reliability.Type: GrantFiled: April 9, 2012Date of Patent: September 9, 2014Assignee: The Institute of Microelectronics, Chinese Academy of ScienceInventors: Haizhou Yin, Wei Jiang
-
Patent number: 8828830Abstract: A semiconductor device has: a silicon substrate; trench formed downward from the surface of the silicon substrate, the trench defining active regions on the surface of the silicon substrate; a first liner layer of a silicon nitride film covering an inner wall of the trench; a second liner layer of a silicon nitride layer formed on the first liner layer; an element isolation region of an insulator formed on the second liner layer; a p-channel MOS transistor formed in and on one of the active regions; a contact etch stopper layer of a silicon nitride layer not having a ultraviolet shielding ability, formed above the silicon substrate, and covering the p-channel MOS transistor; and a light shielding film of a silicon nitride layer having the ultraviolet shielding ability and formed above the contact etch stopper layer.Type: GrantFiled: August 15, 2011Date of Patent: September 9, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Yoshiyuki Ookura
-
Patent number: 8828843Abstract: A method of manufacturing an isolation structure includes forming a laminate structure on a substrate. A plurality trenches is formed in the laminate structure. Subsequently a pre-processing is effected to form a hydrophilic thin film having oxygen ions on the inner wall of the trenches. Spin-on-dielectric (SOD) materials are filled into the trenches. The hydrophilic think film having oxygen ions changes the surface tension of the inner wall of the trenches and increases SOD material fluidity.Type: GrantFiled: May 2, 2013Date of Patent: September 9, 2014Assignee: Inotera Memories, Inc.Inventors: Yaw-Wen Hu, Jung-Chang Hsieh, Kuen-Shin Huang, Jian-Wei Chen, Ming-Tai Chien
-
Publication number: 20140242776Abstract: A method of forming an isolation trench having localized stressors is provided. In accordance with embodiments of the present invention, a trench is formed in a substrate and partially filled with a dielectric material. In an embodiment, the trench is filled with a dielectric layer and a planarization step is performed to planarize the surface with the surface of the substrate. The dielectric material is then recessed below the surface of the substrate. In the recessed portion of the trench, the dielectric material may remain along the sidewalls or the dielectric material may be removed along the sidewalls. A stress film, either tensile or compressive, may then be formed over the dielectric material within the recessed portion. The stress film may also extend over a transistor or other semiconductor structure.Type: ApplicationFiled: April 22, 2014Publication date: August 28, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mong-Song Liang, Tze-Liang Lee, Kuo-Tai Huang, Chao-Cheng Chen, Hao-Ming Lien, Chih-Tang Peng
-
Patent number: 8815700Abstract: In a SOI process, a high lateral voltage isolation structure is formed by providing at least two concentric dielectric filled trenches, removing the semiconductor material between the dielectric filled trenches and filling the resultant gap with dielectric material to define a single wide dielectric filled trench.Type: GrantFiled: December 8, 2008Date of Patent: August 26, 2014Assignee: Texas Instruments IncorporatedInventors: Peter J. Hopper, William French, Kyuwoon Hwang
-
Publication number: 20140227856Abstract: Methods of fabricating a semiconductor device include forming a field trench in a silicon substrate, forming a first oxide layer in the field trench, forming a first thinned oxide layer by partially removing a surface of the first oxide layer, and forming a first nitride layer on the first thinned oxide layer.Type: ApplicationFiled: December 23, 2013Publication date: August 14, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tai-Su PARK, Mi-Young SEO, Sung-Wook PARK
-
Publication number: 20140220762Abstract: A method of manufacturing an isolation structure includes forming a laminate structure on a substrate. A plurality trenches is formed in the laminate structure. Subsequently a pre-processing is effected to form a hydrophilic thin film having oxygen ions on the inner wall of the trenches. Spin-on-dielectric (SOD) materials are filled into the trenches. The hydrophilic think film having oxygen ions changes the surface tension of the inner wall of the trenches and increases SOD material fluidity.Type: ApplicationFiled: May 2, 2013Publication date: August 7, 2014Applicant: INOTERA MEMORIES, INC.Inventors: YAW-WEN HU, JUNG-CHANG HSIEH, KUEN-SHIN HUANG, JIAN-WEI CHEN, MING-TAI CHIEN
-
Publication number: 20140213038Abstract: According to one embodiment, a method of manufacturing a semiconductor device includes providing a substrate, supplying a first liquid including a terpene to a surface of the substrate, supplying a second liquid including a silicon-containing compound to the surface of the substrate, and converting the silicon-containing compound to a silicon oxide compound.Type: ApplicationFiled: September 2, 2013Publication date: July 31, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Keisuke NAKAZAWA
-
Patent number: 8790991Abstract: A shallow trench isolation region is provided in which void formation is substantially or totally eliminated therefrom. The shallow trench isolation mitigates active shorts between two active regions of a semiconductor substrate. The shallow trench isolation region includes a bilayer liner which is present on sidewalls and a bottom wall of a trench that is formed in a semiconductor substrate. The bilayer liner of the present disclosure includes, from bottom to top, a shallow trench isolation liner, e.g., a semiconductor oxide and/or nitride, and a high k liner, e.g., a dielectric material having a dielectric constant that is greater than silicon oxide.Type: GrantFiled: January 21, 2011Date of Patent: July 29, 2014Assignee: International Business Machines CorporationInventors: Jason E. Cummings, Balasubramanian S. Haran, Hemanth Jagannathan, Sanjay Mehta
-
Patent number: 8785290Abstract: A method for manufacturing a semiconductor device, the method comprising, forming an opening in an insulating layer, which is formed on a semiconductor substrate, using a photoresist pattern formed on the insulating layer as a mask, forming a first element isolation portion in the semiconductor substrate by implanting an ion into the semiconductor substrate using the photoresist pattern as a mask, forming a second element isolation portion, in the semiconductor substrate, whose outer edge is outside an outer edge of the opening, by implanting an ion into the semiconductor substrate through the opening, and forming a third element isolation portion, which is inside the outer edge of the second element isolation portion, by embedding an insulating member in the opening and removing the insulating layer.Type: GrantFiled: January 22, 2013Date of Patent: July 22, 2014Assignee: Canon Kabushiki KaishaInventor: Hiroaki Naruse
-
Publication number: 20140199822Abstract: A method of forming a semiconductor device structure. The method comprises forming an insulative material on a semiconductive material, and microwave annealing at least an interface between the insulative material and the semiconductive material. Additional methods of forming a semiconductor device structure, and related semiconductor device structures and a semiconductor device are also described.Type: ApplicationFiled: January 15, 2013Publication date: July 17, 2014Applicant: Micron Technology, Inc.Inventor: Kunal Shrotri
-
Patent number: 8778751Abstract: A semiconductor component includes a semiconductor body having a surface and a cutout in the semiconductor body. The cutout extends from the surface of the semiconductor body into the semiconductor body in a direction perpendicular to the surface. The cutout has a base and at least one sidewall. The component further includes a layer on the surface of the semiconductor body and in the cutout. The layer forms a well above the cutout. The well has a well base, a well edge and at least one well sidewall. The at least one well sidewall forms an angle ? in the range of 20° to 80° with respect to the surface of the semiconductor body. The layer has at least one edge which, proceeding from the well edge, extends in the direction of the surface of the semiconductor body.Type: GrantFiled: September 19, 2011Date of Patent: July 15, 2014Assignee: Infineon Technologies Austria AGInventor: Martin Poelzl
-
Publication number: 20140191358Abstract: A shallow trench isolation (STI) and method of forming the same is provided. The STI structure comprises an upper insulating portion and a lower insulating portion, wherein the lower insulating portion includes a first insulator and an insulating layer surrounding the first insulator, the upper insulating portion includes a second insulator and a buffer layer surrounding the second insulator. A part of the buffer layer interfaces between the first insulator and the second insulator, and the outer sidewall of the buffer layer and the sidewall of the first insulator are leveled.Type: ApplicationFiled: January 8, 2013Publication date: July 10, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: En-Chiuan Liou, Po-Chao Tsao, Chia-Jui Liang, Jia-Rong Wu
-
Patent number: 8772904Abstract: A semiconductor structure is located in a recess of a substrate. The semiconductor structure includes a liner, a silicon rich layer and a filling material. The liner is located on the surface of the recess. The silicon rich layer is located on the liner. The filling material is located on the silicon rich layer and fills the recess. Furthermore, a semiconductor process forming said semiconductor structure is also provided.Type: GrantFiled: June 13, 2012Date of Patent: July 8, 2014Assignee: United Microelectronics Corp.Inventors: Chih-Chien Liu, Chia-Lung Chang, Jei-Ming Chen, Jui-Min Lee, Yuh-Min Lin
-
Patent number: 8765491Abstract: A method of forming a semiconductor device includes forming a spacer layer over a plurality of transistor gate structures, the transistor gate structures being formed over both active and shallow trench isolation (STI) regions of a substrate. The spacer layer is subjected to a directional etch so as to form sidewall spacers adjacent the plurality of transistor gate structures, and a horizontal fill portion of the spacer layer remains in one more recesses present in the STI regions so as to substantially planarize the STI region prior to subsequent material deposition thereon.Type: GrantFiled: October 28, 2010Date of Patent: July 1, 2014Assignee: International Business Machines CorporationInventors: Ming Cai, Xi Li, Frank D. Tamweber, Jr.
-
Patent number: 8765574Abstract: A method for conformal dry etch of a liner material in a high aspect ratio trench is achieved by depositing or forming an inhomogeneous passivation layer which is thicker near the opening of a trench but thinner deep within the trench. The method described herein use a selective etch following formation of the inhomogeneous passivation layer. The selective etch etches liner material faster than the passivation material. The inhomogeneous passivation layer suppresses the etch rate of the selective etch near the top of the trench (where it would otherwise be fastest) and gives the etch a head start deeper in the trench (where is would otherwise be slowest). This method may also find utility in removing bulk material uniformly from within a trench.Type: GrantFiled: March 15, 2013Date of Patent: July 1, 2014Assignee: Applied Materials, Inc.Inventors: Jingchun Zhang, Nitin K. Ingle, Anchuan Wang
-
Publication number: 20140162432Abstract: An embodiment is a semiconductor structure. The semiconductor structure comprises at least two gate structures on a substrate. The gate structures define a recess between the gate structures, and the recess is defined by a depth in a vertical direction. The depth is from a top surface of at least one of the gate structures to below a top surface of the substrate, and the depth extends in an isolation region in the substrate. The semiconductor structure further comprises a filler material in the recess. The filler material has a first thickness in the vertical direction. The semiconductor structure also comprises an inter-layer dielectric layer in the recess and over the filler material. The inter-layer dielectric layer has a second thickness in the vertical direction below the top surface of the at least one of the gate structures. The first thickness is greater than the second thickness.Type: ApplicationFiled: February 12, 2014Publication date: June 12, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Hung Ko, Jyh-Huei Chen, Ming-Jie Huang
-
Publication number: 20140162431Abstract: A method for manufacturing a semiconductor structure includes the following steps. First, a semiconductor substrate is provided and a patterned pad layer is formed on the semiconductor substrate so as to expose a portion of the semiconductor substrate. Then, the semiconductor substrate exposed from the patterned pad layer is etched away to form a trench inside the semiconductor substrate. A selectively-grown material layer is selectively formed on the surface of the trench, followed by filling a dielectric precursor material into the trench. Finally, a transformation process is carried out to concurrently transform the dielectric precursor material into a dielectric material and transform the selectively-grown material layer into an oxygen-containing amorphous material layer.Type: ApplicationFiled: December 11, 2012Publication date: June 12, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Keng-Jen Lin, Yu-Ren Wang, Chih-Chung Chen, Tsuo-Wen Lu, Tsai-Yu Wen
-
Patent number: 8748286Abstract: A method of fabricating a nonvolatile memory device includes providing a substrate having active regions defined by a plurality of trenches, forming a first isolation layer on the substrate having the plurality of trenches, forming a sacrificial layer on the first isolation layer to fill the trenches, the sacrificial layer including a first region filling lower portions of the trenches and a second region filling portions other than the lower portions, removing the second region of the sacrificial layer, forming a second isolation layer on the first isolation layer and the first region of the sacrificial layer, forming air gaps in the trenches by removing the first region of the sacrificial layer, and removing a portion of the first isolation layer and a portion of the second isolation layer while maintaining the air gaps.Type: GrantFiled: August 4, 2011Date of Patent: June 10, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Hoon Na, Young-Woo Park, Dong-Hwa Kwak, Tae-Yong Kim, Jee-Hoon Han, Jang-Hyun You, Dong-Sik Lee, Su-Jin Park
-
Patent number: 8742548Abstract: A method for fabricating a semiconductor device includes forming a plurality of first trenches by etching a substrate, forming first spacers covering both sidewalls of each of the first trenches, forming a plurality of second trenches by etching a bottom of each of the first trenches, forming second spacers covering both sidewalls of each of the second trenches, forming a plurality of third trenches by etching a bottom of each of the second trenches, forming an insulation layer covering exposed surfaces of the plurality of the substrate, and forming a contact which exposes one sidewall of each of the second trenches by selectively removing the second spacers.Type: GrantFiled: December 29, 2010Date of Patent: June 3, 2014Assignee: Hynix Semiconductor Inc.Inventor: You-Song Kim
-
Patent number: 8728891Abstract: Contact openings are produced in a semiconductor body by forming a plurality of self-aligned structures on a main surface of a semiconductor body, each self-aligned structure filling a trench formed in the semiconductor body and extending above and onto the main surface. Adjacent ones of the self-aligned structures have spaced apart sidewalls which face each other. A spacer layer is formed on the sidewalls of the self-aligned structures. Openings are formed in the semiconductor body between adjacent ones of the self-aligned structures while the spacer layer is on the sidewalls of the self-aligned structures. Each opening has a width and a distance to the sidewall of an adjacent trench which corresponds to a thickness of the spacer layer. Self-aligned contact structures can also be produced on a semiconductor body, with or without using the spacer layer.Type: GrantFiled: July 27, 2012Date of Patent: May 20, 2014Assignee: Infineon Technologies Austria AGInventors: Heimo Hofer, Martin Poelzl
-
Publication number: 20140134825Abstract: A low capacitance transient voltage suppressor with reduced clamping voltage includes an n+ type substrate, a first epitaxial layer on the substrate, a buried layer formed within the first epitaxial layer, a second epitaxial layer on the first epitaxial layer, and an implant layer formed within the first epitaxial layer below the buried layer. The implant layer extends beyond the buried layer. A first trench is at an edge of the buried layer and an edge of the implant layer. A second trench is at another edge of the buried layer and extends into the implant layer. A third trench is at another edge of the implant layer. Each trench is lined with a dielectric layer. A set of source regions is formed within a top surface of the second epitaxial layer. The trenches and source regions alternate. A pair of implant regions is formed in the second epitaxial layer.Type: ApplicationFiled: January 16, 2014Publication date: May 15, 2014Applicant: Alpha & Omega Semiconductor IncorporatedInventors: Lingpeng Guan, Madhur Bobde, Anup Bhalla, Jun Hu, Wayne F. Eng
-
Patent number: 8722511Abstract: Contact failures in sophisticated semiconductor devices may be reduced by relaxing the pronounced surface topography in isolation regions prior to depositing the interlayer dielectric material system. To this end, a deposition/etch sequence may be applied in which a fill material may be removed from the active region, while the recesses in the isolation regions may at least be partially filled.Type: GrantFiled: June 7, 2011Date of Patent: May 13, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Ralf Richter, Peter Javorka, Kai Frohberg