Polycrystalline Semiconductor Patents (Class 438/488)
-
Publication number: 20140332814Abstract: Methods of producing arrays of thin crystal grains of layered semiconductors, including the creation of stable atomic-layer-thick to micron-thick membranes of crystalline semiconductors by chemical vapor deposition.Type: ApplicationFiled: May 6, 2014Publication date: November 13, 2014Applicant: The University of Houston SystemInventors: Haibing Peng, Guoxiong Su, Debtanu De
-
Publication number: 20140332818Abstract: A low temperature polysilicon film and a manufacturing method thereof, a thin film transistor and a manufacturing method thereof and a display panel are provided. The manufacturing method of the low temperature polysilicon film includes crystallizing a nano-silicon thin film to form the low temperature polysilicon film.Type: ApplicationFiled: June 7, 2013Publication date: November 13, 2014Inventor: Zhen Liu
-
Publication number: 20140322900Abstract: A low-pressure chemical vapor deposition (LPCVD) apparatus and a thin-film deposition method thereof The apparatus comprises a reaction furnace, having reaction gas input pipelines respectively arranged at a furnace opening part and a furnace tail part. During thin film deposition, each reaction gas is synchronously introduced into the reaction furnace through the input pipeline at the furnace opening part and the input pipeline at the furnace tail part.Type: ApplicationFiled: December 3, 2012Publication date: October 30, 2014Applicant: Wuxi China Resources Huajing Microelectronics Co., LtdInventors: Xunhui Wang, Xiao Wu, Qijun Guo, Jianchao Fan
-
Publication number: 20140319539Abstract: A method for manufacturing a semiconductor wafer includes a carbon layer formation step, a through hole formation step, a feed layer formation step, and an epitaxial layer formation step. In the carbon layer formation step, a carbon layer (71) is formed on a surface of a substrate (70) made of polycrystalline SiC. In the through hole formation step, through holes (71c) are formed in the carbon layer (71) formed on the substrate (70). In the feed layer formation step, a Si layer (72) and a 3C—SiC polycrystalline layer (73) are formed on a surface of the carbon layer (71). In the epitaxial layer formation step, the substrate (70) is heated so that a seed crystal made of 4H—SiC single crystal is formed on portions of the surface of the substrate (70) that are exposed through the through holes (71c), and a close-spaced liquid-phase epitaxial growth of the seed crystal is caused to form a 4H—SiC single crystal layer.Type: ApplicationFiled: August 24, 2012Publication date: October 30, 2014Applicants: TOYO TANSO CO., LTD., KWANSEI GAKUIN EDUCATIONAL FOUNDATIONInventors: Tadaaki Kaneko, Noboru Ohtani, Shoji Ushio, Ayumu Adachi, Satoru Nogami
-
Patent number: 8871552Abstract: Although Cl (chlorine) is no longer supplied in the course of a first process in which a detecting layer formed by a polycrystalline film or a polycrystalline lamination film by vapor deposition or sublimation is formed, an additional source (e.g., HCl of Cl-containing gas) other than a source is supplied at the start or in the course of the first process. Thus, the detecting layer as the polycrystalline film or the polycrystalline lamination film of CdTe, ZnTe, or CdZnTe can be doped with Cl uniformly in a thickness direction from the start until the end of the first process in film formation. As a result, uniform crystal particles and uniform detection characteristics can be achieved.Type: GrantFiled: February 9, 2011Date of Patent: October 28, 2014Assignees: Shimadzu Corporation, Institute of National Colleges of Technology, JapanInventors: Satoshi Tokuda, Koichi Tanabe, Toshinori Yoshimuta, Hiroyuki Kishihara, Masatomo Kaino, Akina Yoshimatsu, Toshiyuki Sato, Shoji Kuwabara
-
Publication number: 20140315375Abstract: Provided is a substrate processing apparatus.Type: ApplicationFiled: November 16, 2012Publication date: October 23, 2014Applicant: EUGENE TECHNOLOGY CO., LTD.Inventors: Il-Kwang Yang, Sung-Tae Je, Byoung-Gyu Song, Yong-Ki Kim, Kyong-Hun Kim, Yang-Sik Shin
-
Patent number: 8865484Abstract: Methods of forming layers can comprise defining a plurality of discrete site-isolated regions (SIRs) on a substrate, forming a first layer on one of the discrete SIRs, forming a second layer on the first layer, measuring a lattice parameter or an electrical property of the second layer, The process parameters for the formation of the first layer are varied in a combinatorial manner between different discrete SIRs to explore the possible layers that can result in suitable lattice matching for second layer of a desired crystalline structure.Type: GrantFiled: December 26, 2012Date of Patent: October 21, 2014Assignee: Intermolecular, Inc.Inventors: Monica Mathur, Michael Miller, Prashant B. Phatak
-
Patent number: 8865579Abstract: A nonvolatile memory device includes gate electrodes three dimensionally arranged on a semiconductor substrate, a semiconductor pattern extending from the semiconductor substrate and crossing sidewalls of the gate electrodes, a metal liner pattern formed between the semiconductor pattern and formed on a top surface and a bottom surface of each of the gate electrodes, and a charge storage layer formed between the semiconductor pattern and the metal liner pattern.Type: GrantFiled: November 2, 2012Date of Patent: October 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sunwoo Lee, Sangwoo Lee, Changwon Lee, Jeonggil Lee
-
Patent number: 8859404Abstract: A seed crystal including mixed phase grains having high crystallinity at a low density is formed under a first condition over an insulating film, and then a first microcrystalline semiconductor film is formed over the seed crystal under a second condition that allows the mixed phase grains to grow and a space between the mixed phase grains to be filled. Then, a second microcrystalline semiconductor film is formed over the first microcrystalline semiconductor film under a third condition that allows formation of a microcrystalline semiconductor film having high crystallinity without increasing the space between the mixed phase grains included in the first microcrystalline semiconductor film.Type: GrantFiled: August 17, 2011Date of Patent: October 14, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryu Komatsu, Yasuhiro Jinbo, Hidekazu Miyairi
-
Patent number: 8853063Abstract: A method of growing an n-type III-nitride-based epitaxial layer includes providing a substrate in an epitaxial growth reactor, forming a masking material coupled to a portion of a surface of the substrate, and flowing a first gas into the epitaxial growth reactor. The first gas includes a group III element and carbon. The method further comprises flowing a second gas into the epitaxial growth reactor. The second gas includes a group V element, and a molar ratio of the group V element to the group III element is at least 5,000. The method also includes growing the n-type III-nitride-based epitaxial layer.Type: GrantFiled: October 23, 2013Date of Patent: October 7, 2014Assignee: Avogy, Inc.Inventors: David P. Bour, Thomas R. Prunty, Linda Romano, Richard J. Brown, Isik C. Kizilyalli, Hui Nie
-
Publication number: 20140295651Abstract: A method includes forming a stress compensation layer over a first side of a semiconductor substrate and forming a Group III-nitride layer over a second side of the substrate. Stress created on the substrate by the Group III-nitride layer is at least partially reduced by stress created on the substrate by the stress compensation layer. Forming the stress compensation layer could include forming a stress compensation layer from amorphous or microcrystalline material. Also, the method could include crystallizing the amorphous or microcrystalline material during subsequent formation of one or more layers over the second side of the substrate. Crystallizing the amorphous or microcrystalline material could occur during subsequent formation of the Group III-nitride layer and/or during an annealing process. The amorphous or microcrystalline material could create no or a smaller amount of stress on the substrate, and the crystallized material could create a larger amount of stress on the substrate.Type: ApplicationFiled: June 11, 2014Publication date: October 2, 2014Inventor: Jamal RAMDANI
-
Publication number: 20140295650Abstract: A method of fabricating a patterned structure of a semiconductor device is provided. First, a substrate having a first region and a second region is provided. A target layer, a hard mask layer and a first patterned mask layer are then sequentially formed on the substrate. A first etching process is performed by using the first patterned mask layer as an etch mask so that a patterned hard mask layer is therefore formed. Spacers are respectively formed on each sidewall of the patterned hard mask layer. Then, a second patterned mask layer is formed on the substrate. A second etching process is performed to etch the patterned hard mask layer in the second region. After the exposure of the spacers, the patterned hard mask layer is used as an etch mask and an exposed target layer is removed until the exposure of the corresponding substrate.Type: ApplicationFiled: March 27, 2013Publication date: October 2, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chia-Jung Li, Chia-Jui Liang, Po-Chao Tsao, Ching-Ling Lin, En-Chiuan Liou
-
Patent number: 8847303Abstract: According to one embodiment, a semiconductor device includes: a substrate; a stacked body provided above the substrate, including a selector gate and an insulating layer provided on the selector gate; an insulating film provided on a sidewall of a hole formed by penetrating the stacked body in the stacking direction; a channel body and a semiconductor layer. The channel body is provided on a sidewall of the insulating film in the hole, that blocks the hole near an end of the insulating layer side in the selector gate, and that encloses a cavity below a part that blocks the hole. The semiconductor layer is formed of a same material as the channel body and is embedded continuously in the hole above the part where the channel body blocks the hole.Type: GrantFiled: March 16, 2012Date of Patent: September 30, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Kito, Ryota Katsumata
-
Patent number: 8847223Abstract: A method of forming a photosensitive pattern on a substrate with a photosensitive layer disposed thereon may include moving at least one of the substrate and a set of micro-mirrors in a first direction, the set of micro-mirrors being disposed above the substrate and being arranged as an array, the array having a first edge extending in a second direction, the second direction being at an acute angle with respect to the first direction. The method may also include selectively turning on one or more micro-mirrors of the set of micro-mirrors according to a position of the set of micro-mirrors relative to the photosensitive layer, thereby irradiating one or more spot beams on the photosensitive layer. The photosensitive layer exposed by the spot beams is developed to form a photosensitive pattern having an edge portion extending in a third direction crossing the first and second directions.Type: GrantFiled: February 28, 2012Date of Patent: September 30, 2014Assignee: Samsung Display Co., Ltd.Inventors: Jung-In Park, Su-Yeon Sim, Sang-Hyun Yun, Cha-Dong Kim, Hi-Kuk Lee
-
Publication number: 20140284755Abstract: The semiconductor device includes a first semiconductor layer of the first conductive type, a second semiconductor layer having the cubic crystalline structure formed on the first semiconductor layer, an electrode formed on the second semiconductor layer, and a reactive region formed between the second semiconductor layer and the electrode. The second semiconductor layer includes an upper surface that is tilted from the (100) plane. The reactive region includes at least one element constituting the second semiconductor layer, at least one element constituting the electrode, and forming a protuberance extending toward the second semiconductor layer.Type: ApplicationFiled: September 3, 2013Publication date: September 25, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yukie NISHIKAWA, Nobuhiro TAKAHASHI, Hironobu SHIBATA
-
Publication number: 20140284623Abstract: A semiconductor device of an embodiment includes, an n-type SiC substrate that has first and second faces, and contains a p-type impurity and an n-type impurity, the p-type impurity being an element A, the n-type impurity being an element D, the element A and the element D being a combination of Al (aluminum), Ga (gallium), or In (indium) and N (nitrogen), and/or a combination of B (boron) and P (phosphorus), the ratio of the concentration of the element A to the concentration of the element D in the combination(s) being higher than 0.40 but lower than 0.95, the concentration of the element D forming the combination(s) being not lower than 1×1018 cm?3 and not higher than 1×1022 cm?3, an SiC layer formed on the first face, a first electrode formed on the first face side, and a second electrode formed on the second face.Type: ApplicationFiled: March 12, 2014Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Chiharu OTA, Tatsuo Shimizu, Johji Nishio, Takashi Shinohe
-
Patent number: 8841206Abstract: A method of forming a polycrystalline silicon layer includes forming a first amorphous silicon layer and forming a second amorphous silicon layer such that the first amorphous silicon layer and the second amorphous silicon layer have different film qualities from each other, and crystallizing the first amorphous silicon layer and the second amorphous silicon layer using a metal catalyst to form a first polycrystalline silicon layer and a second polycrystalline silicon layer. A thin film transistor includes the polycrystalline silicon layer formed by the method and an organic light emitting device includes the thin film transistor.Type: GrantFiled: August 17, 2011Date of Patent: September 23, 2014Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Jong-Ryuk Park, Yun-Mo Chung, Tak-Young Lee, Jin-Wook Seo, Ki-Yong Lee, Min-Jae Jeong, Yong-Duck Son, Byung-Soo So, Seung-Kyu Park, Dong-Hyun Lee, Kil-Won Lee, Jae-Wan Jung
-
Publication number: 20140264352Abstract: A semiconductor device includes a first semiconductor layer, a second semiconductor layer and a third semiconductor layer. The second semiconductor layer is formed over the first semiconductor layer and includes a recess in a vertical direction towards the first semiconductor layer. The third semiconductor layer is formed in the recess of the second semiconductor layer and includes a seam or void in the recess.Type: ApplicationFiled: June 26, 2013Publication date: September 18, 2014Inventor: Guanru LEE
-
Publication number: 20140252359Abstract: The present disclosure is related to semiconductor technologies and discloses a semiconductor device and its method of making. In the present disclosure, a transistor's source and drain are led out by forming vias or contact holes in an insulator layer covering the transistor and at metal silicide contact regions corresponding to the source and drain, and by filling the vias with metal-semiconductor compound. Because the metal-semiconductor compound has relatively low resistivity, the resistance of the material in the vias can be minimized. Also, because the material used to fill the vias and the material forming the source/drain contact regions are both metal-semiconductor compound, contact resistance between the material filling the vias and the source/drain contact regions can be minimized.Type: ApplicationFiled: December 14, 2012Publication date: September 11, 2014Applicant: FUDAN UNIVERSITYInventors: Dongping Wu, Zhaoyang Pi, Na Zhao, Wei Zhang, Shi-Li Zhang
-
Publication number: 20140239303Abstract: Some embodiments include a semiconductor device having a stack structure including a plurality of alternating tiers of dielectric material and poly-silicon formed on a substrate. Such a semiconductor device may further include at least one opening having a high aspect ratio and extending into the stack structure to a level adjacent the substrate, a first poly-silicon channel formed in a lower portion of the opening adjacent the substrate, a second poly-silicon channel formed in an upper portion of the opening, and WSiX material disposed between the first poly-silicon channel and the second poly-silicon channel in the opening. The WSiX material is adjacent to the substrate, and can be used as an etch-landing layer and a conductive contact to contact both the first poly-silicon channel and the second poly-silicon channel in the opening. Other embodiments include methods of making semiconductor devices.Type: ApplicationFiled: February 22, 2013Publication date: August 28, 2014Applicant: Micron Technology, Inc.Inventors: Hongbin Zhu, Gordon Haller, Paul D. Long
-
Publication number: 20140235041Abstract: Apparatus configured to produce polysilicon by chemical vapor deposition, including a reactor vessel having an inner surface defining at least a portion of a chamber, the inner surface having a lining of quartz ceramic. The apparatus also includes a silicon substrate disposed within the chamber of the reactor vessel, the silicon substrate having a deposition surface upon which polysilicon is deposited. Methods of producing polysilicon using such apparatus, as well as methods for applying the quartz ceramic lining onto a reactor vessel, are also provided.Type: ApplicationFiled: February 15, 2013Publication date: August 21, 2014Applicant: Ecolive Technologies LTD.Inventors: Anatoly Alexandrovich Goncharov, Yury Dmitrievich Kalashnikov
-
Patent number: 8809163Abstract: A fabricating method of a trench-gate metal oxide semiconductor device is provided. The fabricating method includes the steps of defining a first zone and a second zone in a substrate, forming at least one first trench in the second zone, forming a dielectric layer on the first zone and the second zone, filling the dielectric layer in the first trench, performing an etching process to form at least one second trench in the first zone by using the dielectric layer as an etching mask, forming a first gate dielectric layer on a sidewall of the second trench, and filling a conducting material layer into the second trench, thereby forming a first gate electrode.Type: GrantFiled: December 3, 2013Date of Patent: August 19, 2014Assignee: United Microelectronics CorporationInventors: Kuan-Ling Liu, Shih-Yuan Ueng
-
Publication number: 20140225115Abstract: Tensile polycrystalline silicon films having improved resistivity and less variability or more stable resistivity in finished semiconductors are provided. The methods of manufacturing such polycrystalline silicon films include application of protective film or film layer prior to annealing the semiconductor. Such devices and methods lead to improved stress control and resistivity.Type: ApplicationFiled: February 11, 2013Publication date: August 14, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Kuang-Hui Tai, Hung-Yu Lin, Meng Shien Hsieh, Teng-Chen Chiu, Keng Hui Su
-
Publication number: 20140227864Abstract: Group III nitride semiconductor having reduced threading dislocation density and uniform Ga-polar surface is provided. Forming a capping layer on a buffer layer containing Al as an essential element at a temperature lower than a temperature at which an oxide of element constituting the buffer layer is formed. Heat treating the substrate having the buffer layer covered by the capping layer at a temperature higher than a temperature at which a crystal of body semiconductor grows without exposing the surface of the buffer layer. The substrate temperature is decreased to a temperature at which a crystal of the body semiconductor grows and the body semiconductor is grown.Type: ApplicationFiled: February 11, 2014Publication date: August 14, 2014Applicant: Toyoda Gosei Co., Ltd.Inventors: Koji OKUNO, Takahide OSHIO, Naoki SHIBATA, Hiroshi AMANO
-
Publication number: 20140216555Abstract: Metal chalcogenides, and methods of making and using metal chalcogenides, are disclosed herein. Metal chalcogenides can be prepared by heating suitable copper, zinc, and/or tin compounds selected from the group consisting of chalcogenocarbamates, dichalcogenocarbamates, mercaptides, thiiocarbonates, trithiocarbonates, and combinations thereof (e.g., copper, zinc, and/or tin dichalcogenocarbamates) under conditions effective to form metal can be used, for example, to prepare solar cells.Type: ApplicationFiled: January 20, 2012Publication date: August 7, 2014Applicant: REGENTS OF THE UNIVERSITY OF MINNESOTAInventors: Eray S. Aydil, David J. Norris, Ankur Khare, Andrew Wilke Wills, Banu Selin Tosun
-
Patent number: 8791449Abstract: A process is provided for etching a silicon-containing substrate to form nanowire arrays. In this process, one deposits nanoparticles and a metal film onto the substrate in such a way that the metal is present and touches silicon where etching is desired and is blocked from touching silicon or not present elsewhere. One submerges the metallized substrate into an etchant aqueous solution comprising HF and an oxidizing agent. In this way arrays of nanowires with controlled diameter and length are produced.Type: GrantFiled: November 28, 2011Date of Patent: July 29, 2014Assignee: Bandgap Engineering, Inc.Inventors: Brent A. Buchine, Faris Modawar, Marcie R. Black
-
Patent number: 8779423Abstract: A method is provided for fabricating a semiconductor structure. The method includes providing a semiconductor substrate, forming an epitaxial layer on a top surface of the semiconductor substrate and having a predetermined thickness, and forming a plurality of trenches in the epitaxial layer. The trenches are formed in the epitaxial layer and have a predetermined depth, top width, and bottom width. Further, the method includes performing a first trench filling process to form a semiconductor layer inside of the trenches using a mixture gas containing at least silicon source gas and halogenoid gas, stopping the first trench filling process when at least one trench is not completely filled, and performing a second trench filling process, different from the first trench filling process, to fill the plurality of trenches completely.Type: GrantFiled: October 16, 2012Date of Patent: July 15, 2014Assignee: Shanghai Hua Hong Nec Electronics Company, LimitedInventors: Jiquan Liu, Shengan Xiao, Wei Ji
-
Patent number: 8778745Abstract: A method for manufacturing a semiconductor device comprises the steps of forming a seed over the insulating film by introducing hydrogen and a deposition gas into a first treatment chamber under a first condition and forming a microcrystalline semiconductor film over the seed by introducing hydrogen and the deposition gas into a second treatment chamber under a second condition: a second flow rate of the deposition gas is periodically changed between a first value and a second value; and a second pressure in the second treatment chamber is higher than or equal to 1.0×102 Torr and lower than or equal to 1.0×103 Torr.Type: GrantFiled: June 14, 2011Date of Patent: July 15, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryu Komatsu, Yasuhiro Jinbo, Hidekazu Miyairi
-
Publication number: 20140167055Abstract: Methods and systems for processing a silicon wafer are disclosed. A method includes providing a flash memory region in the silicon wafer and providing a bipolar transistor with a polysilicon external base in the silicon wafer. The flash memory region and the bipolar transistor are formed by depositing a single polysilicon layer common to both the flash memory region and the bipolar transistor.Type: ApplicationFiled: December 6, 2013Publication date: June 19, 2014Applicant: NXP B.V.Inventors: Evelyne Gridelet, Hans Mertens, Michiel Jos van Duuren, Tony Vanhoucke, Viet Thanh Dinh
-
ORDERED SUPERSTRUCTURES OF OCTAPOD-SHAPED NANOCRYSTALS, THEIR PROCESS OF FABRICATION AND USE THEREOF
Publication number: 20140170383Abstract: This invention relates to the controlled realization of ordered superstructures of octapod-shaped colloidal nanocrystals, formed either in the liquid phase or on a solid substrate. These structures can be applied in many fields of technology.Type: ApplicationFiled: August 2, 2011Publication date: June 19, 2014Applicant: Fondazione Istituto Italiano Di TecnologiaInventors: Karol Miszta, Dirk Dorfs, Giovanni Bertoni, Liberato Manna, Rosaria Brescia, Sergio Marras, Roberto Cingolani, Roman Krahne, Yang Zhang, Fen Qiao -
Publication number: 20140162441Abstract: In a method for making a GaN article, an epitaxial nitride layer is deposited on a single-crystal substrate. A 3D nucleation GaN layer is grown on the epitaxial nitride layer by HVPE under a substantially 3D growth mode. A GaN transitional layer is grown on the 3D nucleation layer by HVPE under a condition that changes the growth mode from the substantially 3D growth mode to a substantially 2D growth mode. A bulk GaN layer is grown on the transitional layer by HVPE under the substantially 2D growth mode. A polycrystalline GaN layer is grown on the bulk GaN layer to form a GaN/substrate bi-layer. The GaN/substrate bi-layer may be cooled from the growth temperature to an ambient temperature, wherein GaN material cracks laterally and separates from the substrate, forming a free-standing article.Type: ApplicationFiled: December 17, 2013Publication date: June 12, 2014Applicant: Kyma Technologies, Inc.Inventors: Edward Preble, Lianghong Liu, Andrew D. Hanser, N. Mark Williams, Xueping Xu
-
Publication number: 20140151706Abstract: Silicon nanoparticle inks provide a basis for the formation of desirable materials. Specifically, composites have been formed in thin layers comprising silicon nanoparticles embedded in an amorphous silicon matrix, which can be formed at relatively low temperatures. The composite material can be heated to form a nanocrystalline material having crystals that are non-rod shaped. The nanocrystalline material can have desirable electrical conductive properties, and the materials can be formed with a high dopant level. Also, nanocrystalline silicon pellets can be formed from silicon nanoparticles deposited form an ink in which the pellets can be relatively dense although less dense than bulk silicon. The pellets can be formed from the application of pressure and heat to a silicon nanoparticle layer.Type: ApplicationFiled: February 7, 2014Publication date: June 5, 2014Applicant: NanoGram CorporationInventors: Guojun Liu, Shivkumar Chiruvolu, Weidong Li, Uma Srinivasan
-
Publication number: 20140134832Abstract: In order to obtain a polycrystalline silicon rod having an excellent shape, the placement relation between a source gas supplying nozzle 9 and metal electrodes 10 that are provided in a reactor is appropriately designed. The area of a disc-like base plate 5 is S0. An imaginary concentric circle C (radius c) centered at the center of the disc-like base plate 5 has an area S=S0/2. Further, a concentric circle A and a concentric circle B are imaginary concentric circles having the same center as that of the concentric circle C and having a radius a and a radius b, respectively (a<b<c). In the present invention, the electrode pairs 10 are placed inside of the imaginary concentric circle C and outside of the imaginary concentric circle B, and the gas supplying nozzle 9 is placed inside of the imaginary concentric circle A.Type: ApplicationFiled: September 20, 2012Publication date: May 15, 2014Applicant: Shin-Etsu Chemical Co., Ltd.Inventors: Yasushi Kurosawa, Shigeyoshi Netsu, Naruhiro Hoshino
-
Patent number: 8722519Abstract: A method for making a semiconductor device is provided which comprises (a) creating a data set (301) which defines a set of tiles for a polysilicon deposition process; (b) deriving a polysilicon deposition mask set (311) from the data set, wherein the polysilicon deposition mask set includes a plurality of polysilicon tiles (303); (c) deriving an epitaxial growth mask set (321) from the data set, wherein the epitaxial growth mask set includes a plurality of epitaxial tiles (305); and (d) using the polysilicon deposition mask set and the epitaxial growth mask set to make a semiconductor device (331); wherein the epitaxial growth mask set is derived from the data set by using at least a portion of the tile pattern defined in the data set for at least a portion of the tile pattern defined in the epitaxial deposition mask set.Type: GrantFiled: July 14, 2011Date of Patent: May 13, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Omar Zia, Ruiqi Tian, Edward O. Travis
-
Publication number: 20140117356Abstract: A semiconductor device includes a substrate, a semiconductor layer, and a material layer. The semiconductor layer is formed over the substrate. The material layer is formed over the semiconductor layer. The semiconductor layer and the material layer have a tapered profile in a vertical direction extending from the substrate.Type: ApplicationFiled: October 30, 2012Publication date: May 1, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Jeng Hwa Liao, Jung Yu Shieh, Ling Wuu Yang
-
Patent number: 8709858Abstract: The present invention relates to a method for decreasing or increasing the band gap shift in the production of photovoltaic devices by means of coating a substrate with a formulation containing a silicon compound, e.g., in the production of a solar cell comprising a step in which a substrate is coated with a liquid-silane formulation, the invention being characterized in that the formulation also contains at least one germanium compound. The invention further relates to the method for producing such a photovoltaic device.Type: GrantFiled: April 28, 2010Date of Patent: April 29, 2014Assignee: Evonik Degussa GmbHInventors: Bernhard Stuetzel, Wolfgang Fahrner
-
Publication number: 20140113438Abstract: Provided is a method of manufacturing a semiconductor device in which a via hole and a trench are formed in a low dielectric constant film using a hard mask film having at least three layers. In a process of forming the hard mask film having at least three layers, the hard mask film formed of an insulating material and the hard mask film formed of a metal material, amorphous silicon or polycrystalline silicon are alternately laminated.Type: ApplicationFiled: October 17, 2013Publication date: April 24, 2014Applicant: Renesas Electronics CorporationInventor: Tatsuya Usami
-
Publication number: 20140099781Abstract: The energy distribution of the beam spot on the irradiated surface changes due to the change in the oscillation condition of the laser or before and after the maintenance. The present invention provides an optical system for forming a rectangular beam spot on an irradiated surface including a beam homogenizer for homogenizing the energy distribution of the rectangular beam spot on the irradiated surface in a direction of its long or short side. The beam homogenizer includes an optical element having a pair of reflection planes provided oppositely for reflecting the laser beam in the direction where the energy distribution is homogenized and having a curved shape in its entrance surface. The entrance surface of the optical element means a surface of the optical element where the laser beam is incident first.Type: ApplicationFiled: December 10, 2013Publication date: April 10, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tomoaki MORIWAKA
-
Publication number: 20140080294Abstract: According to an embodiment, a method for manufacturing a semiconductor structure includes providing a first monocrystalline semiconductor portion having a first lattice constant in a reference direction and forming a second monocrystalline semiconductor portion having a second lattice constant in the reference direction, which is different to the first lattice constant, on the first monocrystalline semiconductor portion.Type: ApplicationFiled: November 21, 2013Publication date: March 20, 2014Applicant: Infineon Technologies Austria AGInventors: Mathias Plappert, Hans-Joachim Schulze
-
Patent number: 8664097Abstract: An object is to provide a technique by which a semiconductor device including a high-performance and high-reliable transistor is manufactured. A protective conductive film which protects an oxide semiconductor layer when a wiring layer is formed from a conductive layer is formed between the oxide semiconductor layer and the conductive layer, and an etching process having two steps is performed. In a first etching step, an etching is performed under conditions that the protective conductive film is less etched than the conductive layer and the etching selectivity of the conductive layer to the protective conductive film is high. In a second etching step, etching is performed under conditions that the protective conductive film is more easily etched than the oxide semiconductor layer and the etching selectivity of the protective conductive film to the oxide semiconductor layer is high.Type: GrantFiled: August 30, 2011Date of Patent: March 4, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masami Jintyou, Yamato Aihara, Katsuaki Tochibayashi, Toru Arakawa
-
Publication number: 20140054540Abstract: A method of making a device comprising semiconductor nanocrystals comprises forming a first layer capable of transporting charge over a first electrode, wherein forming the first layer comprises disposing a metal layer over the first electrode and oxidizing at least the surface of the metal layer opposite the first electrode to form a metal oxide, disposing a layer comprising semiconductor nanocrystals over the oxidized metal surface, and disposing a second electrode over the layer comprising semiconductor nanocrystals.Type: ApplicationFiled: May 22, 2013Publication date: February 27, 2014Applicant: QD Vision, Inc.Inventors: Zhaoqun Zhou, Peter T. Kazlas, Marshall Cox
-
Patent number: 8658118Abstract: An object of the present invention is to provide more inexpensive high purity crystalline silicon which can satisfy not only a quality required to a raw material of silicon for a solar cell but also a part of a quality required to silicon for an up-to-date semiconductor and a production process for the same and provide high purity silicon tetrachloride used for production of high purity crystalline silicon and a production process for the same. The high purity crystalline silicon of the present invention has a boron content of 0.015 ppmw or less and a zinc content of 50 to 1000 ppbw. The production process for high purity crystalline silicon according to the present invention is characterized by that a silicon tetrachloride gas and a zinc gas are supplied to a vertical reactor to react them at 800 to 1200° C.Type: GrantFiled: September 4, 2009Date of Patent: February 25, 2014Assignees: JNC Corporation, JX Nippon Mining & Metals Corporation, Toho Titanium Co., ltd.Inventors: Satoshi Hayashida, Wataru Kato
-
Patent number: 8657956Abstract: Provided is a production method and a production apparatus using a method for producing a solid product by a reaction of gaseous raw materials with a plurality of components including a step of conducting the reaction using a reactor disposed in a vertical direction; a step of feeding the gaseous raw materials with a plurality of components from the upper part of the reactor; a step of, in the lower part of the reactor, forming a seal gas layer composed of a gas having a high density and fed continuously from the lower part of the reactor; a step of discharging an exhaust gas containing a by-product gas generated by the reaction and unreacted gaseous raw materials from somewhere in the upper part of the formed seal gas layer; and a step of accommodating a solid product in the seal gas layer of the lower part.Type: GrantFiled: May 22, 2009Date of Patent: February 25, 2014Assignee: JNC CorporationInventors: Shuuichi Honda, Toru Tanaka, Satoshi Hayashida
-
Patent number: 8647969Abstract: A method of manufacturing a memory device includes forming a first dielectric layer over a substrate, forming a charge storage element over the first dielectric layer and forming an inter-gate dielectric over the charge storage element. The method also includes depositing a silicon control gate layer over the inter-gate dielectric using a reactant that contains chlorine.Type: GrantFiled: January 31, 2012Date of Patent: February 11, 2014Assignee: Spansion LLCInventors: Rinji Sugino, Yider Wu, Minh Van Ngo, Jeffrey Sinclair Glick, Kuo Tung Chang
-
Patent number: 8643097Abstract: A trench-gate metal oxide semiconductor device includes a substrate, a first gate dielectric layer, a first gate electrode and a first source/drain structure. The substrate has a first doping region, a second doping region and at least one trench. A P/N junction is formed between the first doping region and the second doping region. The trench extends from a surface of the substrate to the first doping region through the second doping region and the P/N junction. The first gate dielectric layer is formed on a sidewall of the second trench. The first gate electrode is disposed within the trench. A height difference between the top surface of the first gate electrode and the surface of the substrate is substantially smaller than 1500 ?. The first source/drain structure is formed in the substrate and adjacent to the first gate dielectric layer.Type: GrantFiled: August 9, 2011Date of Patent: February 4, 2014Assignee: United Microelectronics CorporationInventors: Kuan-Ling Liu, Shih-Yuan Ueng
-
Patent number: 8633483Abstract: An original wafer, typically silicon, has the form of a desired end PV wafer. The original may be made by rapid solidification or CVD. It has small grains. It is encapsulated in a clean thin film, which contains and protects the silicon when recrystallized to create a larger grain structure. The capsule can be made by heating a wafer in the presence of oxygen, or steam, resulting in silicon dioxide on the outer surface, typically 1-2 microns. Further heating creates a molten zone in space, through which the wafer travels, resulting in recrystallization with a larger grain size. The capsule contains the molten material during recrystallization, and protects against impurities. Recrystallization may be in air. Thermal transfer through backing plates minimizes stresses and defects. After recrystallization, the capsule is removed.Type: GrantFiled: June 26, 2008Date of Patent: January 21, 2014Assignee: Massachusetts Institute of TechnologyInventors: Emanuel M. Sachs, James G. Serdy, Eerik T. Hantsoo
-
Publication number: 20140011344Abstract: An electrostatic discharge (ESD) protection circuit (40) is coupled across input-output (I/O) pads (21) and common terminals (24) of a circuit core (22) to protect it from ESD events. The circuit (40) comprises, a unidirectional ESD clamp (23) and two or more floating diodes (42, 44) arranged in parallel opposed configuration in series with the ESD clamp (23), the combination coupled between the I/O pads (21) and the reference terminals (24). In a preferred arrangement, the two strings of opposed parallel coupled diodes (42, 44) are used with different numbers of diodes in each string. These diodes (42, 44) operate in forward conduction (43, 45), so the energy dissipated therein during an ESD event is much reduced compared to a reverse biased diode and they can have smaller area. Signal clipping at the I/O pad (21) is reduced, less power is dissipated and less chip area is utilized.Type: ApplicationFiled: September 6, 2013Publication date: January 9, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: DANIEL J. LAMEY, DAVID C. BURDEAUX, OLIVIER LEMBEYE
-
Patent number: 8623746Abstract: A method of crystallizing a silicon layer. An amorphous silicon layer is formed on a buffer layer on a substrate. A catalyst metal layer is formed on the amorphous silicon layer to have a density of from about 1011 to about 1015 atom/cm2. A crystalline seed having a pyramid shape is formed on an interface between the amorphous silicon layer and the buffer layer as a catalyst metal of the catalyst metal layer diffuses into the amorphous silicon layer. The amorphous silicon layer is thermal-treated so that a polysilicon layer is formed as a silicon crystal grows by the crystallization seed.Type: GrantFiled: January 24, 2011Date of Patent: January 7, 2014Assignee: Samsung Display Co., Ltd.Inventors: Yun-Mo Chung, Ki-Yong Lee, Jin-Wook Seo, Kil-Won Lee, Bo-Kyung Choi
-
Patent number: 8618626Abstract: A trench Schottky rectifier device includes a substrate having a first conductivity type, a plurality of trenches formed in the substrate, and an insulating layer formed on sidewalls of the trenches. The trenches are filled with conductive structure. There is an electrode overlying the conductive structure and the substrate, and thus a Schottky contact forms between the electrode and the substrate. A plurality of embedded doped regions having a second conductivity type are formed in the substrate and located under the trenches. Each doped region and the substrate form a PN junction to pinch off current flowing toward the Schottky contact so as to suppress current leakage.Type: GrantFiled: October 12, 2010Date of Patent: December 31, 2013Assignee: PFC Device CorporationInventors: Kou-Liang Chao, Mei-Ling Chen, Tse-Chuan Su, Hung-Hsin Kuo
-
Publication number: 20130341621Abstract: An electrical device includes a first layer, a second layer and an intrinsic layer. The first layer is of a first conductivity type, wherein the second layer is of a second conductivity type opposite to the first conductivity type. The intrinsic layer is arranged between the first and the second layer and has a reduced thickness at at least one portion. An area of the at least one portion is less than 50% of an active area in which the first and second layer face each other.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: Jakob Huber