Separated By Insulator (i.e., Floating Gate) Patents (Class 438/593)
-
Publication number: 20100048014Abstract: A method of forming a gate line of a semiconductor device, wherein when an etch process for forming a gate line is performed, a loading effect is improved, thereby enhancing the operating speed of a semiconductor device. According to a method of forming a gate line of a semiconductor device in accordance with an aspect of the invention, a stack layer is formed over a semiconductor substrate that includes a first area and a second area. Hard mask patterns are formed over the stack layer so that the hard mask patterns are denser in the first area than in the second area. Next, a loading compensation layer is formed before the stack layer is etched, or the loading compensation layer is deposited after the stack layer is partially etched. Accordingly, a loading effect occurring when the stack layer is etched can be offset.Type: ApplicationFiled: June 5, 2009Publication date: February 25, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Chang Ki PARK
-
Publication number: 20100048015Abstract: In a method of manufacturing a floating gate of a non-volatile semiconductor memory, a pattern is formed on a substrate to have an opening that exposes a portion of the substrate. A first preliminary polysilicon layer is formed on the pattern and the exposed portion of the substrate to substantially fill the opening. A first polysilicon layer is formed by partially etching the first preliminary polysilicon layer until a first void formed in the first preliminary polysilicon layer is exposed. A second polysilicon layer is formed on the first polysilicon layer.Type: ApplicationFiled: October 29, 2009Publication date: February 25, 2010Inventors: Jung-Hwan Kim, Hun-Hyeoung Leam, Jai-Dong Lee, Young-Seok Kim, Young-Sub You, Ki-Su Na, Woong Lee
-
Patent number: 7666775Abstract: A multi-layered gate electrode stack structure of a field effect transistor device is formed on a silicon nano crystal seed layer on the gate dielectric. The small grain size of the silicon nano crystal layer allows for deposition of a uniform and continuous layer of poly-SiGe with a [Ge] of up to at least 70% using in situ rapid thermal chemical vapor deposition (RTCVD). An in-situ purge of the deposition chamber in a oxygen ambient at rapidly reduced temperatures results in a thin SiO2 or SixGeyOz interfacial layer of 3 to 4 A thick. The thin SiO2 or SixGeyOz interfacial layer is sufficiently thin and discontinuous to offer little resistance to gate current flow yet has sufficient [O] to effectively block upward Ge diffusion during heat treatment to thereby allow silicidation of the subsequently deposited layer of cobalt. The gate electrode stack structure is used for both nFETs and pFETs.Type: GrantFiled: April 17, 2008Date of Patent: February 23, 2010Assignee: International Businesss Machines CorporationInventors: Kevin K. Chan, Jia Chen, Shih-Fen Huang, Edward J. Nowak
-
Publication number: 20100038696Abstract: One or more embodiments, relate to a field effect transistor, comprising: a substrate; a gate stack disposed over the substrate, the gate stack comprising a gate electrode overlying a gate dielectric; and a sidewall spacer may be disposed over the substrate and laterally disposed from the gate stack, the spacer comprising a polysilicon material.Type: ApplicationFiled: August 12, 2008Publication date: February 18, 2010Applicant: INFINEON TECHNOLOGIES AGInventors: John POWER, Mayk ROEHRICH, Martin STIFTINGER, Robert STRENZ
-
Publication number: 20100035404Abstract: This invention includes methods of forming trench isolation. In one implementation, isolation trenches are provided within a semiconductor substrate. A liquid is deposited and solidified within the isolation trenches to form a solidified dielectric within the isolation trenches. The dielectric comprises carbon and silicon, and can be considered as having an elevationally outer portion and an elevationally inner portion within the isolation trenches. At least one of carbon removal from and/or oxidation of the outer portion of the solidified dielectric occurs. After such, the dielectric outer portion is etched selective to and effective to expose the dielectric inner portion. After the etching, dielectric material is deposited over the dielectric inner portion to within the isolation trenches.Type: ApplicationFiled: October 1, 2009Publication date: February 11, 2010Applicant: MICRON TECHNOLOGY, INC.Inventor: Li Li
-
Patent number: 7655517Abstract: An embodiment of the invention is a transistor formed in part by a ferromagnetic semiconductor with a sufficiently high ferromagnetic transition temperature to coherently amplify spin polarization of a current. For example, an injected non-polarized control current creates ferromagnetic conditions within the transistor base, enabling a small spin-polarized signal current to generate spontaneous magnetization of a larger output current.Type: GrantFiled: March 22, 2006Date of Patent: February 2, 2010Assignee: Intel CorporationInventors: Dmitri E. Nikonov, George I. Bourianoff
-
Patent number: 7651912Abstract: A semiconductor device includes a semiconductor substrate having a plurality of element regions and a plurality of element isolation regions in a first direction, a plurality of floating gate electrodes formed via a gate insulating film on the respective element regions, an intergate insulating film formed on the floating gate electrodes, a plurality of control gate electrodes formed on the intergate insulating film so as to extend over the adjacent floating gate electrodes, and an element isolation insulating film formed in the element isolation region and having an upper end located higher than the upper surface of the gate insulating film, the element isolation insulating film including a part formed between the control gate electrodes so that the central sidewall of the element isolation insulating film is located lower than the end of the sidewall of the element isolation insulating film.Type: GrantFiled: October 12, 2007Date of Patent: January 26, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Shoichi Miyazaki
-
Publication number: 20100006916Abstract: Non-volatile memory is described. The non-volatile memory includes a substrate having a source region, a drain region and a channel region. The channel region separates the source region and the drain region. An electrically insulating layer is adjacent to the source region, drain region and channel region. A floating gate electrode is adjacent to the electrically insulating layer. The electrically insulating layer separates the floating gate electrode from the channel region. The floating gate electrode has a floating gate major surface. A control gate electrode has a control gate major surface and the control gate major surface opposes the floating gate major surface. A vacuum layer or gas layer at least partially separates the control gate major surface from the floating gate major surface.Type: ApplicationFiled: July 10, 2008Publication date: January 14, 2010Applicant: SEAGATE TECHNOLOGY LLCInventor: Jun Zheng
-
Publication number: 20100006917Abstract: This semiconductor device comprises a semiconductor substrate, a gate insulating film formed thereon, and a gate electrode formed through the gate insulating film on the semiconductor substrate. The first silicon nitride film is formed on the upper surface of the gate electrode, and a protection insulating film is formed on the side thereof. The second silicon nitride film is formed on the side of the protection insulating film. The third silicon nitride film is formed on the upper surface of the protection insulating film, and the bottom thereof is formed on a higher position than the bottom of the first silicon nitride film.Type: ApplicationFiled: July 8, 2009Publication date: January 14, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kazunori Masuda
-
Publication number: 20100009513Abstract: A method of manufacturing a semiconductor device includes forming a gate insulating film on a semiconductor substrate, forming a gate electrode film on the gate insulating film, and forming a plurality of trenches by etching the gate electrode film, the gate insulating film and the semiconductor substrate so that an upper portion of the gate electrode film includes a tapered side surface and a lower portion of the gate electrode film includes a side surface perpendicular to a surface of the semiconductor substrate. The method also includes forming an element isolation insulating film in the trenches, including forming a deposition type insulating film in the trenches and forming a coating type insulating film on the deposition type insulating film, and removing the element isolation insulating film by a dry etching method so that the tapered side surfaced of the gate electrode film is exposed and the perpendicular side surface of the gate electrode film is covered by the element isolation insulating film.Type: ApplicationFiled: September 21, 2009Publication date: January 14, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Katsuhiro Ishida
-
Patent number: 7642107Abstract: A pixel with a photosensor and a transfer transistor having a split transfer gate. A first section of the transfer gate is connectable to a first voltage source while a second section of the transfer gate is connectable to a second voltage source. Thus, during a charge integration period of a photosensor, the two sections of the transfer gate may be oppositely biased to decrease dark current while controlling blooming of electrons within and out of the pixel cell. During charge transfer the two gate sections may be commonly connected to a positive voltage sufficient to transfer charge from the photosensor to a floating diffusion region.Type: GrantFiled: December 21, 2006Date of Patent: January 5, 2010Assignee: Aptina Imaging CorporationInventor: John Ladd
-
Publication number: 20090321808Abstract: A semiconductor structure, a fabrication method, and a design structure of the same. The semiconductor structure includes (i) a semiconductor substrate which includes a top substrate surface perpendicular to the top substrate surface, (ii) a control gate electrode region and a first semiconductor body region on the semiconductor substrate, and (iii) a second semiconductor body region on the first semiconductor body region. The semiconductor structure further includes (i) a first gate dielectric region sandwiched between the first semiconductor body region and the control gate electrode region and (ii) a second gate dielectric region sandwiched between the second semiconductor body region and the control gate electrode region. The second semiconductor body region overlaps the first semiconductor body region in the reference direction. A first thickness of the first gate dielectric region is different from a second thickness of the second gate dielectric region.Type: ApplicationFiled: June 26, 2008Publication date: December 31, 2009Applicant: International Business Machines CorporationInventors: Huilong Zhu, Zhijiong Luo
-
Publication number: 20090325373Abstract: The semiconductor memory device according to the present invention includes a charge storage layer 26 formed over a semiconductor substrate 10 and including a plurality of particles 16 as charge storage bodies in insulating films 12, 24, and a gate electrode 30 formed over the charge storage layer 26, in which the particles 16 are formed of metal oxide or metal nitride.Type: ApplicationFiled: September 9, 2009Publication date: December 31, 2009Applicant: JUJITSU LIMITEDInventor: Taro SUGIZAKI
-
Publication number: 20090325374Abstract: Methods of fabricating nonvolatile memory devices are provided. An isolation layer is formed on a substrate. The substrate has a memory region and a well contact region and the isolation layer defines an active region of the substrate. A gate insulating layer is formed on the active region. The gate insulating layer is patterned to define an opening therein. The opening exposes at least a portion of the well contact region of the substrate and acts as a charge pathway for charges generated during a subsequent etch of the isolation layer. Related memory device are also provided.Type: ApplicationFiled: September 10, 2009Publication date: December 31, 2009Inventors: Jung-Dal Choi, Yun-Seung Shin, Jong-Sun Sel
-
Publication number: 20090315096Abstract: A method of manufacturing a non-volatile memory is provided. An insulating layer, a conductive material layer and a polish stop layer are sequentially on a substrate. Trenches are formed in a portion of the substrate, the polish stop layer, the conductive material layer and the insulating layer, and the conductive material layer is segmented to form conductive blocks. A dielectric material layer is formed to cover the polish stop layer and fill the trenches. A chemical mechanical polishing process is performed until exposing a surface of the polish stop layer. A portion of the dielectric layer is removed to form trench isolation structures. A portion of sidewalls of each conductive block is removed to form floating gates. A width of each floating gate is decreased gradually from bottom to top.Type: ApplicationFiled: April 23, 2008Publication date: December 24, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Houng-Chi Wei, Chien-Lung Chu, Saysamone Pittikoun
-
Patent number: 7635627Abstract: Methods are provided for fabricating a memory device comprising a dual bit memory cell. The method comprises, in accordance with one embodiment of the invention, forming a gate dielectric layer and a central gate electrode overlying the gate dielectric layer at a surface of a semiconductor substrate. First and second memory storage nodes are formed adjacent the sides of the gate dielectric layer, each of the first and second storage nodes comprising a first dielectric layer and a charge storage layer, the first dielectric layer formed independently of the step of forming the gate dielectric layer. A first control gate is formed overlying the first memory storage node and a second control gate is formed overlying the second memory storage node. A conductive layer is deposited and patterned to form a word line coupled to the central gate electrode, the first control gate, and the second control gate.Type: GrantFiled: December 20, 2006Date of Patent: December 22, 2009Assignee: Spansion LLCInventors: Ning Cheng, Hiroyuki Kinoshita, Minghao Shen, Ashot Melik-Martirosian
-
Publication number: 20090302367Abstract: A method of fabricating a semiconductor device includes forming a first polycrystalline silicon layer on a gate insulating film so that a vertically intermediate portion has a higher dopant concentration than vertically upper and lower portions, forming a second polycrystalline silicon layer on an intergate insulating film so that a vertically intermediate portion has a higher dopant concentration than vertically upper and lower portions, executing a thermal oxidation treatment for the polycrystalline silicon layers with side surfaces of gate electrodes being exposed, thereby forming a silicon oxide film, selectively removing the silicon oxide film by an etch with use of a chemical solution, thereby forming recesses in side surfaces of the first and second polycrystalline silicon layers respectively, and burying insulating films between the gate electrodes respectively and forming air gaps in portions of the buried insulating films corresponding to the recesses respectively.Type: ApplicationFiled: March 17, 2009Publication date: December 10, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hajime NAGANO
-
Publication number: 20090305491Abstract: A nonvolatile semiconductor memory fabrication method including forming a first insulating film and a floating gate electrode material on a semiconductor substrate; forming a gate insulating film and a floating gate electrode by etching the first insulating film and the floating gate electrode material, respectively, and forming a groove for an element isolation region by etching the semiconductor substrate; and forming an element region and the element isolation region by burying a second insulating film in the groove and planarizing the second insulating film.Type: ApplicationFiled: August 19, 2009Publication date: December 10, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yuji TAKEUCHI
-
Patent number: 7629232Abstract: A non-volatile semiconductor storage device having a high-dielectric-constant insulator and a manufacturing method thereof suitable for miniaturization are disclosed. According to one aspect of the present invention, it is provided a semiconductor storage device comprising a semiconductor substrate, a plurality of first conductor layers formed on the semiconductor substrate through a first insulator, an isolation formed between the plurality of first conductor layers, a silicon oxide film formed on the first conductor layer, a high-dielectric-constant insulator formed on the silicon oxide film and the isolation and being diffused silicon and oxygen at least in a surface thereof contacting with the silicon oxide film, and a second conductor film formed above the high-dielectric-constant insulator.Type: GrantFiled: August 18, 2008Date of Patent: December 8, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Masayuki Tanaka, Hirokazu Ishida
-
Patent number: 7629213Abstract: A method of manufacturing a flash memory device includes the steps of forming gate patterns for cells and gate patterns for select transistors over a semiconductor substrate, forming a buffer insulating layer on the resulting surface including the gate patterns, forming an insulating layer to form void in spaces between the gate patterns for cells, forming a nitride layer on the insulating layer, and forming a spacer on one side of each of the gate patterns for select transistors by a spacer etch process.Type: GrantFiled: December 29, 2006Date of Patent: December 8, 2009Assignee: Hynix Semiconductor Inc.Inventors: Whee Won Cho, Jung Geun Kim, Seong Hwan Myung, Cheol Mo Jeong
-
Publication number: 20090289293Abstract: A semiconductor device of an example of the invention comprises a memory cell and a select gate transistor provided for the memory cell. A gate electrode of the select gate transistor has a Tri-gate structure in which an upper surface of a gate insulating film formed above a channel of the select gate transistor is set higher than a portion of an upper surface of an element isolation region of the select gate transistor.Type: ApplicationFiled: May 21, 2009Publication date: November 26, 2009Inventors: Takashi IZUMIDA, Takahisa Kanemura, Nobutoshi Aoki
-
Patent number: 7622343Abstract: A laser doping process comprising: irradiating a laser beam operated in a pulsed mode to a single crystal semiconductor substrate of a first conductive type in an atmosphere of an impurity gas which imparts the semiconductor substrate a conductive type opposite to said first conductive type and incorporating the impurity contained in said impurity gas into the surface of said semiconductor substrate, thereby modifying the type and/or the intensity of the conductive type thereof. Provides devices having a channel length of 0.5 ?m or less and impurity regions 0.1 ?m or less in depth.Type: GrantFiled: March 21, 2005Date of Patent: November 24, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuhiko Takemura
-
Publication number: 20090286388Abstract: A method of forming a micro pattern in a semiconductor device includes: forming an target layer, a hard mask layer and first sacrificial patterns over a semiconductor substrate on which a cell gate region, a selective transistor region and a periphery circuit region are defined; forming an insulating layer and a second sacrificial layer on the hard mask layer and the first sacrificial patterns; removing the insulating layer and the second sacrificial layer formed in the selective transistor region and the periphery circuit region; performing the first etch process so as to allow the second sacrificial layer formed in the cell gate region to remain on the insulating layer between the first sacrificial patterns for forming second sacrificial patterns; removing the insulating layer placed on the first sacrificial patterns and between the first and second sacrificial patterns in the cell gate region; etching the hard mask layer using the second etch process utilizing the first and second sacrificial patterns as tType: ApplicationFiled: July 20, 2009Publication date: November 19, 2009Applicant: Hynix Semiconductor Inc.Inventor: Woo Yung JUNG
-
Publication number: 20090283813Abstract: According to an aspect of the present invention, there is provided a method for fabricating a nonvolatile semiconductor memory device including a memory cell being formed in a first region of a semiconductor substrate and a periphery circuit being formed in a second region of the semiconductor substrate, including forming a first gate electrode material film over the semiconductor substrate via a first gate insulator in the first region, etching the first gate electrode material film and the first gate insulator using a mask having a first opening in a first element isolation of the first region, etching the semiconductor substrate to a first depth to form a first isolation groove, forming a first insulation isolation layer in the first isolation groove, forming a second insulator on the first insulation isolation layer and on the first gate electrode, removing the second insulator by anisotropic etching, etching an upper portion of the first gate electrode to a second depth to form a first concave portion onType: ApplicationFiled: May 18, 2009Publication date: November 19, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyuki ISHII, Takafumi Ikeda
-
Publication number: 20090273016Abstract: Nanocrystal structures formed using atomic layer deposition (ALD) processes are useful in the formation of integrated circuits such as memory devices. Rather than continuing the ALD process until a continuous layer is formed, the ALD process is halted prematurely to leave a discontinuous formation of nanocrystals which are then capped by a different material, thus forming a layer with a discontinuous portion and a bulk portion. Such nanocrystals can serve as charge-storage sites within the bulk portion, and the resulting structure can serve as a floating gate of a floating-gate memory cell. A floating gate may contain one or more layers of such nanocrystal structures.Type: ApplicationFiled: May 5, 2008Publication date: November 5, 2009Inventors: Prashant Majhi, Kyu S. Min, Wilman Tsai
-
Publication number: 20090273017Abstract: A method for forming trenches on a surface of a semiconductor substrate is described. The method may include: etching a first plurality of trenches into the surface of the semiconductor substrate; filling the first plurality of trenches with at least one material; and etching a second plurality of trenches into every second trench of the first plurality of trenches. Furthermore, a method for forming floating-gate electrodes on a semiconductor substrate and an integrated circuit is described.Type: ApplicationFiled: April 30, 2008Publication date: November 5, 2009Applicant: QIMONDA FLASH GMBHInventors: Josef Willer, Michael Specht, Christoph Friederich, Doris Keitel-Schulz
-
Publication number: 20090267131Abstract: To reduce capacitance between each adjacent two word lines in a semiconductor memory device, a first insulating film is formed, with a first gate insulating film thereunder, in an interstice between gates respectively of each adjacent two memory transistors, and in an interstice between a gate of a selective transistor and a gate of a memory transistor adjacent thereto. Additionally, a second insulating film is formed on the first insulating film, sides of the gate of each memory transistor, and a side, facing the memory transistor, of the gate of the selective transistor. A third insulating film is formed parallel to a semiconductor substrate so as to cover a metal silicide film, the first and second insulating films and fourth and fifth insulating films. A void part is provided in the interstice between each adjacent two gates of the memory transistors, and in the interstice between the gate of the selective transistor and the gate of the memory transistor adjacent thereto.Type: ApplicationFiled: February 17, 2009Publication date: October 29, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hiroyuki Nitta
-
Patent number: 7605069Abstract: A method for fabricating a semiconductor device with a gate is provided. The method includes: forming a gate insulation layer over a substrate; sequentially forming a polysilicon layer, a silicide layer and a hard mask layer over the gate insulation layer; selectively patterning the hard mask layer; etching the silicide layer using the patterned hard mask layer as a mask such that the silicide layer has a cross-sectional etch profile that is negatively sloped; etching the polysilicon layer using the patterned hard mask layer as a mask to form a gate; and performing a light oxidation process to oxidize exposed sidewalls of the polysilicon layer and the silicide layer.Type: GrantFiled: February 23, 2006Date of Patent: October 20, 2009Assignee: Hynix Semiconductor Inc.Inventors: Tae-Woo Jung, Young-Hun Bae
-
Patent number: 7605067Abstract: A method of manufacturing a non-volatile memory device includes forming a tunnel insulating layer on a substrate, forming a conductive pattern on the tunnel insulating layer, forming a lower dielectric layer on the conductive pattern, performing a first heat treatment process to density the lower dielectric layer, and forming a middle dielectric layer having an energy band gap smaller than that of the lower dielectric layer on the first heat-treated lower dielectric layer. The method further includes forming an upper dielectric layer including a material substantially identical to that of the lower dielectric layer on the middle dielectric layer, performing a second heat treatment process to densify the middle dielectric layer and the upper dielectric layer and forming a conductive layer on the second heat-treated upper dielectric layer.Type: GrantFiled: September 21, 2007Date of Patent: October 20, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Yeon Park, Sun-Jung Kim, Min-Kyung Ryu, Seung-Hwan Lee, Han-Mei Choi
-
Publication number: 20090258470Abstract: Methods of manufacturing a semiconductor device include forming an absorption layer on a surface of a substrate by exposing the surface of the substrate to a first reaction gas at a first temperature. A metal oxide layer is then formed on the surface of the substrate by exposing the absorption layer to a second reaction gas at a second temperature. The first reaction gas may include a precursor containing zirconium (e.g., tetrakis(ethylmethylamino)zirconium) and the second reaction gas may include an oxidizing agent.Type: ApplicationFiled: April 14, 2009Publication date: October 15, 2009Inventors: Jae-Hyoung Choi, Jin-Hyuk Choi, Cha-Young Yoo, Kyu-Ho Cho, Wan-Don Kim, Kyoung-Ryul Yoon, Jae-Hyun Yeo, Yong-Suk Tak
-
Patent number: 7601592Abstract: According to a nonvolatile memory device having a multi gate structure and a method for forming the same of the present invention, a gate electrode is formed using a damascene process. Therefore, a charge storage layer, a tunneling insulating layer, a blocking insulating layer and a gate electrode layer are not attacked from etching in a process for forming the gate electrode, thereby forming a nonvolatile memory device having good reliability.Type: GrantFiled: June 9, 2008Date of Patent: October 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Woo Oh, Dong-Gun Park, Dong-Won Kim, Yong-Kyu Lee
-
Publication number: 20090253256Abstract: A semiconductor device has two transistors of different structure from each other. One of transistors is P-type and the other is N-type. One of the transistors includes a gate structure in which a polysilicon layer contacts a gate insulation film while the other transistor includes a gate structure in which a metal layer contacts a gate insulation film.Type: ApplicationFiled: April 13, 2009Publication date: October 8, 2009Inventors: Hye-Lan Lee, Yu-Gyun Shin, Sang-Bom Kang, Hag-Ju Cho, Seong-Geon Park, Taek-Soo Jeon
-
Publication number: 20090253242Abstract: A method of fabricating a non-volatile memory device includes: forming a tunnel insulation layer pattern and a floating gate electrode layer pattern over a semiconductor substrate; forming an isolation trench by etching an exposed portion of the semiconductor substrate so that the isolation trench is aligned with the tunnel insulation layer pattern and the floating gate electrode layer pattern; forming an isolation layer by filling the isolation trench with a filling insulation layer; forming a hafnium-rich hafnium silicon oxide layer over the isolation layer and the floating gate electrode layer pattern; forming a hafnium-rich hafnium silicon oxynitride layer by carrying out a first nitridation on the hafnium-rich hafnium silicon oxide layer; forming a silicon-rich hafnium silicon oxide layer over the hafnium-rich hafnium silicon oxynitride layer; forming a silicon-rich hafnium silicon oxynitride layer by carrying out a second nitridation on the silicon-rich hafnium silicon oxide layer; and forming a controlType: ApplicationFiled: December 30, 2008Publication date: October 8, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Moon Sig Joo, Heung Jae Cho, Yong Soo Kim, Won Joon Choi
-
Patent number: 7598136Abstract: An image sensor comprising a transfer gate electrode having a uniform impurity doping distribution is provided. The image sensor further comprises a semiconductor substrate comprising a pixel area, wherein the pixel area comprises an active region and the transfer gate electrode is disposed on the active region. A method of fabricating the image sensor is also provided. The method comprises preparing a semiconductor substrate, forming a polysilicon layer on the semiconductor substrate, doping the polysilicon layer with impurity ions, and patterning the polysilicon layer.Type: GrantFiled: March 22, 2006Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hoon Park, Jae-Ho Song, Won-Je Park
-
Patent number: 7598140Abstract: A semiconductor device having excellent characteristics is provided without deteriorated film quality. A first oxide film is divided into three regions A, B and C. Lengths I, II and III of the regions A, B and C in a plane direction of the silicon substrate are set equal to each other. In the first oxide film, a thermal treatment is carried out such that the film thicknesses of the regions A and C are increased. The thermal treating time, the thermal treating temperature and other parameters are adjusted such that sectional areas of the regions A and C become 1.5 times of a sectional area of the region B, while a film thickness of the region B is maintained.Type: GrantFiled: September 29, 2005Date of Patent: October 6, 2009Assignee: Oki Semiconductor Co., Ltd.Inventors: Yuki Saito, Yasutaka Kobayashi
-
Patent number: 7598562Abstract: A semiconductor device including a semiconductor substrate; an element isolation region having a trench filled with an insulating film defined on the semiconductor substrate; a memory cell transistor formed in an element forming region isolated by the element isolating regions of the semiconductor substrate; and the memory cell transistor includes a gate insulating film formed on a surface of the element forming region; a floating gate formed over the gate insulating film; an inter-gate insulating film formed integrally so as to cover the floating gate and the insulating film of the element isolation region and having high dielectric constant in a portion corresponding to the floating gate and low dielectric constant in a portion corresponding to the insulating film of the element isolation region; and a control gate stacked over the floating gate via the inter-gate insulating film.Type: GrantFiled: June 27, 2007Date of Patent: October 6, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hajime Nagano, Takeo Furuhata
-
Publication number: 20090239343Abstract: This invention includes a capacitorless one transistor DRAM cell that includes a pair of spaced source/drain regions received within semiconductive material. An electrically floating body region is disposed between the source/drain regions within the semiconductive material. A first gate spaced is apart from and capacitively coupled to the body region between the source/drain regions. A pair of opposing conductively interconnected second gates are spaced from and received laterally outward of the first gate. The second gates are spaced from and capacitively coupled to the body region laterally outward of the first gate and between the pair of source/drain regions. Methods of forming lines of capacitorless one transistor DRAM cells are disclosed.Type: ApplicationFiled: April 29, 2009Publication date: September 24, 2009Inventor: Fernando Gonzalez
-
Publication number: 20090236652Abstract: A semiconductor memory device according to an embodiment of the present invention includes a resistance element which is constructed with a first conductor which extends in a first direction and is connected to a first contact; a second conductor which extends in said first direction and is connected to a second contact; and a first insulation film which exists between said first conductor and said second conductor, said first insulation film also having an opening in which a third conductor which connects said first conductor and said second conductor is arranged.Type: ApplicationFiled: March 20, 2009Publication date: September 24, 2009Applicant: Kabushiki Kaisha ToshibaInventor: Takumi ABE
-
Publication number: 20090233431Abstract: Manufacturing technique for an IC device which includes forming the first conductor film over a memory cell forming region and over a peripheral circuit forming region of a semiconductor substrate, patterning the first conductive film lying over the memory cell forming region to form a first conductive pattern which serves as a first or control gate electrode of a memory cell and leaving the first conductive film over the peripheral circuit forming region, forming a second conductive film over both the memory cell forming region and the first conductive film in the peripheral circuit forming region, etching the second conductive film to form a second or memory gate electrode of the memory cell on at least a side wall of the first conductive pattern, and followed by the formation of a gate electrode of a peripheral circuit transistor by etching the first conductive film in the peripheral circuit forming region.Type: ApplicationFiled: May 28, 2009Publication date: September 17, 2009Inventor: Shoji SHUKURI
-
Publication number: 20090233432Abstract: Methods for fabricating flash memory devices are disclosed. A disclosed method comprises: forming a polysilicon layer on a semiconductor substrate; injecting dopants having stepped implantation energy levels into the polysilicon layer; forming a photoresist pattern on the polysilicon layer; and etching the polysilicon layer to form a floating gate.Type: ApplicationFiled: May 28, 2009Publication date: September 17, 2009Inventor: JUNG GYUN SONG
-
Publication number: 20090230452Abstract: A semiconductor device which has a semiconductor substrate, an isolation insulating film formed in the semiconductor substrate, a conductive pattern formed over the semiconductor substrate and the isolation insulating film, so that a side face of the conductive pattern is formed over the isolation insulating film, and an insulating film is formed over the isolation insulating film, the conductive pattern and the side face of the conductive pattern, and the side face of the conductive pattern comprises a notch.Type: ApplicationFiled: March 10, 2009Publication date: September 17, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Makoto TAKAHASHI, Minoru ENDOU
-
Patent number: 7588986Abstract: According to an exemplary embodiment of the present invention, a method of manufacturing a semiconductor device having active regions including a SONOS device region, a high voltage device region, and a logic device region, includes defining the active regions by forming a device isolation region on a semiconductor substrate; performing ion-implantation in the SONOS device region to control a threshold voltage of a SONOS device; performing ion-implantation in the high voltage device region to form a well; performing ion-implantation in the SONOS device region and the logic device region to form a well; and forming an ONO pattern on the SONOS device region, generally by performing a photolithography and etching process on the ONO layer.Type: GrantFiled: December 29, 2005Date of Patent: September 15, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Jin-Hyo Jung
-
Patent number: 7585726Abstract: The present invention enables to avoid a reduction in coupling ratio in a nonvolatile semiconductor memory device. The reduction is coupling ratio is caused due to difficulties in batch forming of a control gate material, an interpoly dielectric film material, and a floating gate material, the difficulties accompanying a reduction in word line width. Further, the invention enables to avoid damage caused in the batch forming on a gate oxide film. Before forming floating gates of memory cells of a nonvolatile memory, a space enclosed by insulating layers is formed for each of the floating gates of the memory cells, so that the floating gate is buried in the space. This structure is realized by processing the floating gates in a self alignment manner after depositing the floating gate material.Type: GrantFiled: February 9, 2006Date of Patent: September 8, 2009Assignee: Renesas Technology Corp.Inventors: Yoshitaka Sasago, Takashi Kobayashi
-
Patent number: 7585755Abstract: A method of fabricating a non-volatile memory device according to example embodiments may include forming a semiconductor layer on a substrate. A plurality of lower charge storing layers may be formed on a bottom surface of the semiconductor layer. A plurality of lower control gate electrodes may be formed on the plurality of lower charge storing layers. A plurality of upper charge storing layers may be formed on a top surface of the semiconductor layer. A plurality of upper control gate electrodes may be formed on the plurality of upper charge storing layers, wherein the plurality of lower and upper control gate electrodes may be arranged alternately.Type: GrantFiled: October 30, 2007Date of Patent: September 8, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-hwan Song, Yoon-dong Park, June-mo Koo, Suk-pil Kim, Jae-woong Hyun, Choong-ho Lee, Tae-hun Kim
-
Publication number: 20090221128Abstract: Disclosure is semiconductor device of a selective gate region, comprising a semiconductor layer, a first insulating film formed on the semiconductor layer, a first electrode layer formed on the first insulating layer, an element isolating region comprising an element isolating insulating film formed to extend through the first electrode layer and the first insulating film to reach an inner region of the semiconductor layer, the element isolating region isolating a element region and being self-aligned with the first electrode layer, a second insulating film formed on the first electrode layer and the element isolating region, an open portion exposing a surface of the first electrode layer being formed in the second insulating film, and a second electrode layer formed on the second insulating film and the exposed surface of the first electrode layer, the second electrode layer being electronically connected to the first electrode layer via the open portion.Type: ApplicationFiled: May 5, 2009Publication date: September 3, 2009Inventors: Michiharu MATSUI, Seiichi MORI, Riichiro SHIROTA, Yuji TAKEUCHI, Takeshi KAMIGAICHI
-
Publication number: 20090203205Abstract: A diblock copolymer layer comprising at least two polymers and having a lamellar structure perpendicularly to a substrate is deposited on a first gate insulator formed on the substrate. One of the polymers of the diblock copolymer layer is then eliminated to form parallel grooves in the copolymer layer. The grooves are filled by a first metallic or semi-conductor material and the rest of the copolymer layer is eliminated. A second dielectric material is deposited to form a second gate insulator. The second gate insulator of the floating gate then comprises an alternation of parallel first and second lines respectively of the first and second materials, the second material encapsulating the lines of the first material.Type: ApplicationFiled: January 22, 2009Publication date: August 13, 2009Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITE JOSEPH FOURIERInventors: Gabriel Molas, Karim Aissou, Thierry Baron
-
Patent number: 7569468Abstract: Methods and apparatus are described to facilitate forming memory devices with low resistance polysilicon local interconnects that allow a smaller array feature size and therefore facilitate forming arrays of a denser array format. Embodiments of the present invention are formed utilizing a wet etch process that has a high selectivity, allowing the deposition and etching of polysilicon local interconnects to source regions of array transistors. By providing for a local interconnect of polysilicon, a smaller source region and/or drain region can also be utilized, further decreasing the required word line spacing. Low resistance polysilicon local source interconnects can also couple to an increased number of memory cells, thereby reducing the number of contacts made to an array ground.Type: GrantFiled: September 1, 2005Date of Patent: August 4, 2009Assignee: Micron Technology, Inc.Inventors: Chun Chen, Guy Blalock, Graham Wolstenholme, Kirk Prall
-
Publication number: 20090189211Abstract: Non-volatile semiconductor memory devices with dual control gate memory cells and methods of forming are provided. A charge storage layer is etched into strips extending across a substrate surface in a row direction with a tunnel dielectric layer therebetween. The resulting strips may be continuous in the row direction or may comprise individual charge storage regions if already divided along their length in the row direction. A second layer of dielectric material is formed along the sidewalls of the strips and over the tunnel dielectric layer in the spaces therebetween. The second layer is etched into regions overlaying the tunnel dielectric layer in the spaces between strips. An intermediate dielectric layer is formed along exposed portions of the sidewalls of the strips and over the second dielectric layer in the spaces therebetween. A layer of control gate material is deposited in the spaces between strips.Type: ApplicationFiled: January 25, 2008Publication date: July 30, 2009Inventors: Takashi Orimoto, George Matamis, James Kai
-
Publication number: 20090191700Abstract: A non-volatile semiconductor memory device includes: a nonvolatile memory area including gate electrodes, each including stack of a floating gate, an inter-electrode insulating film and a control gate, and having first insulating side walls formed on side walls of the gate electrode; a peripheral circuit area including single-layer gate electrodes made of the same layer as the control gate; and a first border area including: a first isolation region formed in the semiconductor substrate for isolating the non-volatile memory area and peripheral circuit area; a first conductive pattern including a portion made of the same layer as the control gate and formed above the isolation region; and a first redundant insulating side wall made of the same layer as the first insulating side wall and formed on the side wall of the first conductive pattern on the side of the non-volatile memory area.Type: ApplicationFiled: February 4, 2009Publication date: July 30, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Shinichi Nakagawa
-
Patent number: 7566644Abstract: A method for forming a gate electrode of a semiconductor device is provided wherein a hard mask layer which is a nitride film is deposited and subjected to an additional surface deposition process so that a matrix structure of a nitride film surface becomes more compact to reduce an etching ratio of the hard mask layer thereby increasing a thickness of the residual hard mask layer.Type: GrantFiled: June 2, 2005Date of Patent: July 28, 2009Assignee: Hynix Semiconductor Inc.Inventor: Ki Won Nam