With Electrical Circuit Layout Patents (Class 438/599)
-
Patent number: 8623709Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: March 15, 2013Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8624386Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: December 31, 2012Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8624384Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: November 2, 2012Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8624387Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: December 31, 2012Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8624385Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: December 31, 2012Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Methods of manufacture of bottom port multi-part surface mount silicon condenser microphone packages
Patent number: 8623710Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: March 15, 2013Date of Patent: January 7, 2014Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini -
Patent number: 8617934Abstract: The present invention relates to a surface mount package for a silicon condenser microphone and methods for manufacturing the surface mount package. The surface mount package uses a limited number of components which simplifies manufacturing and lowers costs, and features a substrate that performs functions for which multiple components were traditionally required, including providing an interior surface on which the silicon condenser die is mechanically attached, providing an interior surface for making electrical connections between the silicon condenser die and the package, and providing an exterior surface for surface mounting the package to a device's printed circuit board and for making electrical connections between package and the device's printed circuit board.Type: GrantFiled: March 15, 2013Date of Patent: December 31, 2013Assignee: Knowles Electronics, LLCInventor: Anthony D. Minervini
-
Patent number: 8614496Abstract: A method scales down an integrated circuit layout structure without substantially jeopardizing electronic characteristics of devices. First, a conductive line set includes a first conductive line and a second conductive line respectively passing through a first region and a second region. Second, a sizing-down operation is performed so that the first conductive line and the second conductive line respectively have a first region scaled-down line width, a first region scaled-down space and a first region scaled-down pitch in the first region as well as selectively have a second region original line width, a second region scaled-down space and a second region scaled-down pitch in the second region. The first region scaled-down line width and the second region original line width are substantially different from each other.Type: GrantFiled: January 11, 2012Date of Patent: December 24, 2013Assignee: United Microelectronics Corp.Inventor: Hsien-Chang Chang
-
Patent number: 8598593Abstract: A chip includes an integrated circuit and a carbonic layer. The carbonic layer includes a graphite-like carbon, wherein a lateral conducting path through the graphite-like carbon electrically connects two circuit elements of the integrated circuit.Type: GrantFiled: July 15, 2011Date of Patent: December 3, 2013Assignee: Infineon Technologies AGInventor: Uwe Hoeckele
-
Publication number: 20130295761Abstract: Provided is a three-dimensional semiconductor device and method for fabricating the same. The device includes a first electrode structure and a second electrode structure stacked sequentially on a substrate. The first and second electrode structures include stacked first electrodes and stacked second electrodes, respectively. Each of the first and second electrodes includes a horizontal portion parallel with the substrate and an extension portion extending from the horizontal portion along a direction penetrating an upper surface of the substrate. Here, the substrate may be closer to top surfaces of the extension portions of the first electrodes than to the horizontal portion of at least one of the second electrodes.Type: ApplicationFiled: July 2, 2013Publication date: November 7, 2013Inventors: Sung-Min Hwang, Hansoo Kim, Wonseok Cho, Jaehoon Jang
-
Patent number: 8575025Abstract: A method of making templated circuitry employs a template system that includes a template of an insulator material on a carrier having a conductive surface. The template includes multiple levels and multiple regions, wherein a first level exposes the conductive surface of the carrier. A first metal is electrochemically deposited on the conductive surface in first regions of the first level. A circuit material is deposited to cover the first metal. The template is etched until a second level of the template exposes the conductive surface in second regions on opposite sides of the first regions. A second metal is electrochemically deposited on the conductive surface in the second regions. The template of deposited materials is transferred from the carrier to a substrate.Type: GrantFiled: July 28, 2011Date of Patent: November 5, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: David Fitzpatrick, Kevin Dooley, Lorraine Byrne
-
Patent number: 8519482Abstract: A method for forming a device is disclosed. The method includes providing a substrate prepared with first and second contact regions and a dielectric layer over the contact region. First and second vias are formed in the dielectric layer. The first via is in communication with the first contact region and the second via is in communication with the second contact region. A buried void provides a communication path between the first and second vias. The vias and buried void are at least partially filled with a dielectric filler. The partially filled buried void blocks the communication path between the first and second vias created by the buried void. The dielectric filler in the vias is removed, leaving remaining dielectric filler in the buried void to block the communication path between the first and second vias and contact plugs are formed in the vias.Type: GrantFiled: September 28, 2011Date of Patent: August 27, 2013Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Hong Yu, Huang Liu
-
Patent number: 8502377Abstract: A package substrate including a conductive pattern disposed on a die attach surface of the package substrate; at least one bumping trace inlaid into the conductive pattern; and at least one gap disposed along with the bumping trace in the conductive pattern to separate the bumping trace from a bulk portion of the conductive pattern. The bumping trace may have a lathy shape from a plan view and a width substantially between 10 ?m and 40 ?m and a length substantially between 70 ?m and 130 ?m, for example.Type: GrantFiled: May 19, 2011Date of Patent: August 6, 2013Assignee: Mediatek Inc.Inventors: Tzu-Hung Lin, Ching-Liou Huang, Thomas Matthew Gregorich
-
Patent number: 8471299Abstract: A power transistor for use in an audio application is laid out to minimize hot spots. Hot spots are created by non-uniform power dissipation or overly concentrated current densities. The source and drain pads are disposed relative to each other to facilitate uniform power dissipation. Interleaving metal fingers and upper metal layers are connected directly to lower metal layers in the absence of vias to improve current density distribution. This layout improves some fail detection tests by 17%.Type: GrantFiled: August 23, 2010Date of Patent: June 25, 2013Assignee: STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventors: Guo Hua Zhong, Mei Yang
-
Patent number: 8466054Abstract: A thermal path is formed in a layer transferred semiconductor structure. The layer transferred semiconductor structure has a semiconductor wafer and a handle wafer bonded to a top side of the semiconductor wafer. The semiconductor wafer has an active device layer formed therein. The thermal path is in contact with the active device layer within the semiconductor wafer. In some embodiments, the thermal path extends from the active device layer to a substrate layer of the handle wafer. In some embodiments, the thermal path extends from the active device layer to a back side external thermal contact below the active device layer.Type: GrantFiled: December 5, 2011Date of Patent: June 18, 2013Assignee: IO Semiconductor, Inc.Inventors: Michael A. Stuber, Chris Brindle, Stuart B. Molin
-
Patent number: 8461035Abstract: A method for fabricating a device, the method including: providing a first layer including first transistors wherein the first transistors include mono-crystalline semiconductor and first alignment marks; overlaying a second semiconductor layer over the first layer, wherein the second layer includes second transistors, the second transistors include mono-crystalline semiconductor and are configured to be memory cells, at least one of the memory cells include a floating body region configured to be charged to a level indicative of a state of the memory cell, and fabricating the second transistors includes alignment to the first alignment marks.Type: GrantFiled: September 30, 2010Date of Patent: June 11, 2013Assignee: Monolithic 3D Inc.Inventors: Brian Cronquist, Isreal Beinglass, Jan Lodewijk de Jong, Deepak C. Sekar, Zvi Or-Bach
-
Patent number: 8450201Abstract: A multimode system with at least two end points may include a multimode signaling path that, in some embodiments, is a multimode cable or a multimode board and is pluggably connectable to packages at each end point. Each end point may include a processor die package coupled to a socket. The socket may also receive a connector that couples the cable to the package. Power supply signals and input/output signals may be decoupled at each end point.Type: GrantFiled: June 24, 2011Date of Patent: May 28, 2013Assignee: Intel CorporationInventors: Henning Braunisch, Kemal Aygun
-
Patent number: 8440508Abstract: An integrated circuit containing a FeCap array. The FeCap array is at least partially surrounded on the sides by hydrogen barrier walls and on the top by a hydrogen barrier top plate. A method for at least partially enclosing a FeCap array with hydrogen barrier walls and a hydrogen barrier top plate.Type: GrantFiled: March 5, 2010Date of Patent: May 14, 2013Assignee: Texas Instruments IncorporatedInventors: Kezhakkedath R. Udayakumar, Scott R. Summerfelt, Ted S. Moise, Manoj K. Jain
-
Patent number: 8404578Abstract: Provided are a semiconductor device and a method of fabricating the same. The semiconductor device includes a semiconductor substrate including a cell array region, memory cell transistors disposed at the cell array region, bitlines disposed on the memory cell transistors, and a source plate disposed between the memory cell transistors and the bitlines to veil the memory cell transistors thereunder.Type: GrantFiled: January 12, 2012Date of Patent: March 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Won Kim, Woon-Kyung Lee
-
Patent number: 8399928Abstract: A standard cell has gate patterns extending in Y direction and arranged at an equal pitch in X direction. End portions of the gate patterns are located at the same position in Y direction, and have an equal width in X direction. A diode cell is located next to the standard cell in Y direction, and includes a plurality of opposite end portions formed of gate patterns that are opposed to the end portions, in addition to a diffusion layer which functions as a diode.Type: GrantFiled: July 8, 2011Date of Patent: March 19, 2013Assignee: Panasonic CorporationInventors: Tomoaki Ikegami, Kazuyuki Nakanishi, Masaki Tamaru
-
Patent number: 8394680Abstract: In a layout for a semiconductor device, each active region comprises a first active region, a right active region on the right side of the first active region, a left active region on the left side of the first active region, an upper active region on the upper side of the first active region and a lower active region on the lower side of the first active region, wherein the first active region, the right active region, the left active region, the upper active region and the lower active region each have an inclined portion having a bit-line contact region; and first and second portions having a storage node contact region, first and second ends formed on left and right ends of the inclined portion at a predetermined tilt angle with respect to the inclined portion, the active region being intersected by two word lines and one bit line.Type: GrantFiled: December 30, 2009Date of Patent: March 12, 2013Assignee: Hynix Semiconductor IncInventor: Ho Hyuk Lee
-
Patent number: 8389396Abstract: A method for manufacture of an integrated circuit package system includes: providing an integrated circuit die having a contact pad; forming a protection cover over the contact pad; forming a passivation layer having a first opening over the protection cover with the first opening exposing the protection cover; developing a conductive layer over the passivation layer; forming a pad opening in the protection cover for exposing the contact pad having the conductive layer partially removed; and an interconnect directly on the contact pad and only adjacent to the protection cover and the passivation layer.Type: GrantFiled: September 15, 2011Date of Patent: March 5, 2013Assignee: Stats Chippac Ltd.Inventors: Yaojian Lin, Haijing Cao, Qing Zhang
-
Publication number: 20120306094Abstract: The present description relates to the field of microelectronic devices and the fabrication thereof, wherein through-substrate vias are utilized to route signals between microelectronic integrated circuit components, such as transistors, resistors, capacitors, inductors, and the like, within the microelectronic devices. The through-substrate vias may be used for routing critical signals, which may include, but are not limited to, timing sensitive signal, such as clock signals and the like.Type: ApplicationFiled: June 6, 2011Publication date: December 6, 2012Inventors: Shahrazie Zainal Abu Bakar, Fairul Hasnizam Mustaffa, Azman Mohamed Eusoff, Azam Mohammad
-
Patent number: 8324102Abstract: Anti-reverse engineering techniques are provided. In one aspect, a method for forming at least one feature in an insulating layer is provided. The method comprises the following steps. Ions are selectively implanted in the insulating layer so as to form at least one implant region within the insulating layer, the implanted ions being configured to alter an etch rate through the insulating layer within the implant region. The insulating layer is etched to, at the same time, form at least one void both within the implant region and outside of the implant region, wherein the etch rate through the insulating layer within the implant region is different from an etch rate through the insulating layer outside of the implant region. The void is filled with at least one conductor material to form the feature in the insulating layer.Type: GrantFiled: June 27, 2011Date of Patent: December 4, 2012Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Rajiv V. Joshi, David W. Kruger
-
Patent number: 8298928Abstract: A method for manufacturing a semiconductor device of one embodiment of the present invention includes: forming an insulation layer to be processed over a substrate; forming a first sacrificial layer in a first area over the substrate, the first sacrificial layer being patterned to form in the first area a functioning wiring connected to an element; forming a second sacrificial layer in a second area over the substrate, the second sacrificial layer being patterned to form in the second area a dummy wiring; forming a third sacrificial layer at a side wall of the first sacrificial layer and forming a fourth sacrificial layer at a side wall of the second sacrificial layer, the third sacrificial layer and the fourth sacrificial layer being separated; forming a concavity by etching the insulation layer to be processed using the third sacrificial layer and the fourth sacrificial layer as a mask; and filling a conductive material in the concavity.Type: GrantFiled: December 11, 2008Date of Patent: October 30, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kosuke Yanagidaira, Chikaaki Kodama
-
Patent number: 8247905Abstract: The present invention is related to a method for forming vertical conductive structures by electroplating. Specifically, a template structure is first formed, which includes a substrate, a discrete metal contact pad located on the substrate surface, an inter-level dielectric (ILD) layer over both the discrete metal contact pad and the substrate, and a metal via structure extending through the ILD layer onto the discrete metal contact pad. Next, a vertical via is formed in the template structure, which extends through the ILD layer onto the discrete metal contact pad. A vertical conductive structure is then formed in the vertical via by electroplating, which is conducted by applying an electroplating current to the discrete metal contact pad through the metal via structure. Preferably, the template structure comprises multiple discrete metal contact pads, multiple metal via structures, and multiple vertical vias for formation of multiple vertical conductive structures.Type: GrantFiled: August 10, 2009Date of Patent: August 21, 2012Assignee: International Business Machines CorporationInventors: Hariklia Deligianni, Qiang Huang, John P. Hummel, Lubomyr T. Romankiw, Mary B. Rothwell
-
Patent number: 8207016Abstract: The invention includes semiconductor packages having grooves within a semiconductor die backside; and includes semiconductor packages utilizing carbon nanostructures (such as, for example, carbon nanotubes) as thermally conductive interface materials. The invention also includes methods of cooling a semiconductor die in which coolant is forced through grooves in a backside of the die, and includes methods of making semiconductor packages.Type: GrantFiled: August 12, 2010Date of Patent: June 26, 2012Assignee: Micron Technology, Inc.Inventors: Chandra Mouli, Gurtej S. Sandhu
-
Patent number: 8202757Abstract: An image sensor includes readout circuitry on a first substrate, a metal line electrically connected with the readout circuitry, a dielectric on the metal line, an image sensing device on the dielectric, including first and second conductivity type layers, a contact plug in a via hole penetrating the image sensing device to connect the first conductivity type layer with the metal line, and a sidewall dielectric in the via hole at a sidewall of the second conductivity type layer.Type: GrantFiled: July 10, 2009Date of Patent: June 19, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Chang Hun Han
-
Patent number: 8193044Abstract: A method of manufacturing an integrated circuit (IC), comprising: defining a plurality of continuous active areas; forming conducting lines extending over the active areas; and using the conducting lines as a mask, introducing dopant into the active areas. Connections are provided between doped regions and conducting lines to form first and second circuit portions, at least one active area being continuous between those portions. In that active area, connections are provided between doped regions and conducting lines to form a pair of diode-connected transistors in reverse bias to one another between the first and second circuit portions, connected so as to leave a shared, unconnected doped region between the pair. The present invention also relates to a corresponding IC.Type: GrantFiled: October 24, 2008Date of Patent: June 5, 2012Assignee: Icera Inc.Inventor: Trevor Monk Kenneth
-
Patent number: 8188550Abstract: A method of forming an IC is presented. The method includes providing a substrate having a plurality of transistors formed thereon. The transistors have gate stack, source and drain regions. An electrical strap is formed and in contact with at least a portion of at least one sidewall of the gate stack of a first transistor to provide a continuous electrical flowpath over a gate electrode of the first transistor and the source or drain region of a second transistor.Type: GrantFiled: September 30, 2008Date of Patent: May 29, 2012Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Lieyong Yang, Siau Ben Chiah, Ming Lei, Hua Xiao, Xiongfei Yu, Kelvin Tianpeng Guan, Puay San Chia, Chor Shu Cheng, Gary Chia, Chee Kong Leong, Sean Lian, Kin San Pey, Chao Yong Li
-
Patent number: 8178434Abstract: An apparatus comprises a first layer within a semiconductor chip having active structures electrically connected to other active structures and having electrically isolated first inactive structures. A second layer within the semiconductor chip is physically connected to the first layer. The second layer comprises an insulator and has second inactive structures. The first inactive structures are physically aligned with the second inactive structures.Type: GrantFiled: September 26, 2011Date of Patent: May 15, 2012Assignee: International Business Machines CorporationInventors: Fen Chen, Jeffrey P. Gambino, Alvin W. Strong
-
Patent number: 8173491Abstract: Structures and methods for standard cell layouts having variable rules for spacing of layers to cell boundaries are disclosed. In one embodiment, a first standard cell layout is provided with a conductive layer having at least two portions spaced apart by a minimum spacing distance, the conductive layer having at least one portion spaced from a cell boundary by a first spacing distance of less than half of the minimum spacing distance; a second standard cell disposed adjacent the first standard cell with at least one second portion of the conductive layer in the second cell disposed adjacent the first portion in the first standard cell and spaced apart from a common cell boundary by a second spacing greater than half of the minimum; wherein the sum of the first and second spacings is at least as great as the minimum spacing. A method for forming standard is disclosed.Type: GrantFiled: March 29, 2011Date of Patent: May 8, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Oscar M. K. Law, Manoj Achyutrao Joshi, Kong-Beng Thei, Harry Chuang
-
Patent number: 8173534Abstract: A semiconductor wafer with rear side identification and to a method for producing the same is disclosed. In one embodiment, the rear side identification has a multiplicity of information regarding the monocrystalline and surface and also rear side constitution. A multiplicity of semiconductor device positions arranged in rows and columns are provided on the top side of the semiconductor wafer, an information chip being arranged at an exposed semiconductor device position, the information chip having at least the information of the rear side identification.Type: GrantFiled: February 28, 2011Date of Patent: May 8, 2012Assignee: Infineon Technologies AGInventors: Stephan Bradl, Rainer Holmer
-
Publication number: 20120091430Abstract: Nanoelectromechanical systems are disclosed that utilize vertically grown or placed nanometer-scale beams. The beams may be configured and arranged for use in a variety of applications, such as batteries, generators, transistors, switching assemblies, and sensors. In some generator applications, nanometer-scale beams may be fixed to a base and grown to a desired height. The beams may produce an electric potential as the beams vibrate, and may provide the electric potential to an electrical contact located at a suitable height above the base. In other embodiments, vertical beams may be grown or placed on side-by-side traces, and an electrical connection may be formed between the side-by-side traces when beams on separate traces vibrate and contact one another.Type: ApplicationFiled: April 3, 2008Publication date: April 19, 2012Inventor: Joseph F. Pinkerton
-
Patent number: 8084303Abstract: In a memory cell array on a main surface of a semiconductor substrate, a floating gate electrode for accumulating charges for information is arranged. The floating gate electrode is covered with a cap insulating film and a pattern of an first insulating film formed thereon. Further, over the entire main surface of the semiconductor substrate, an second insulating film is deposited so that it covers the pattern of the first insulating film and a gate electrode. The second insulating film is formed by a silicon nitride film formed by a plasma CVD method. The first insulating film is formed by a silicon nitride film formed by a low-pressure CVD method. By the provision of such an first insulating film, it is possible to suppress or prevent water or hydrogen ions from diffusing to the floating gate electrode, and therefore, the data retention characteristics of a flash memory can be improved.Type: GrantFiled: April 30, 2010Date of Patent: December 27, 2011Assignee: Renesas Electronics CorporationInventors: Kazuyoshi Shiba, Hideyuki Yashima
-
Patent number: 8080883Abstract: A longest wiring and a shortest wiring alongside each other among the plurality of wirings are placed. Then, a longest wiring from among remaining wires which have not being placed yet, alongside an outside of a space surrounded by the wirings already placed and on a side of a shorter wiring of the wrings placed at outermost ends are placed. A shortest wiring from among remaining wires which have not placed yet, alongside an outside of a space surrounded by the wirings already placed and on a side of a longer wiring of the wirings placed at outermost ends is placed. These two processes are repeated.Type: GrantFiled: February 4, 2009Date of Patent: December 20, 2011Assignee: Renesas Electronics CorporationInventor: Tamotsu Watarai
-
Patent number: 8043953Abstract: A semiconductor device that can be readily manufactured, can include a large number of pads, and can be thin, and a method for manufacturing the same are provided. The semiconductor device is characterized in that the semiconductor device includes an LSI chip, an insulating layer provided on the LSI chip and made of a nonphotosensitive resin, the insulating layer including a via hole in the position corresponding to an externally connected pad, and a wiring layer extending along the insulating layer through the via hole to the externally connected pad, and at least part of the via hole is formed by irradiating the insulating layer with laser light.Type: GrantFiled: January 15, 2008Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventors: Hideya Murai, Yuji Kayashima, Takehiko Maeda, Shintaro Yamamichi, Takuo Funaya
-
Patent number: 8021933Abstract: A method of forming an integrated circuit includes forming first structures in a first portion of the integrated circuit and forming second structures, which are arranged more densely than the first structures, in a second portion. The first and second structures are defined by lithography processes using photomasks. At least one of the photomasks includes both openings in a first region for supporting the definition of the first structures and openings in a second region for supporting the definition of the second structures.Type: GrantFiled: August 29, 2007Date of Patent: September 20, 2011Assignee: Qimonda AGInventors: Dominik Olligs, Joachim Deppe, David Pritchard, Christoph Kleint
-
Patent number: 8017512Abstract: Efficient power management method in integrated circuit through a nanotube structure is disclosed. In one embodiment, a method includes patterning a nanotube structure adjacent to a transistor layer of an integrated circuit. The transistor layer may be above a semiconductor substrate. The transistor layer above the semiconductor substrate may comprise a plurality of transistors. The method also includes supplying power to the plurality of transistors through one or more power sources. In addition, the method includes coupling the plurality of transistors in the transistor layer to the one or more power sources based on a state of the nanotube structure.Type: GrantFiled: October 27, 2010Date of Patent: September 13, 2011Assignee: LSI CorporationInventor: Jonathan Byrn
-
Patent number: 8012810Abstract: A method of manufacturing low parasitic capacitance bit line for stack DRAM, comprising the following steps: offering a semi-conductor base, which semi-conductor having already included an oxide, plural word line stacks, plural bit line stacks and plural polysilicons; applying a multi layer resist coat; removing the multi layer resist coat and further removing parts of the oxide located on the polysilicon to form contact holes exposing the plural polysilicons; depositing an oxide layer; etching the oxide layer to form the oxide layer spacer; depositing a polysilicon layer; performing lithography and etching on the polysilicon layer thereby allowing the rest of the polysilicon layer that is column-shaped to form capacitor contacts; and using another oxide to fill into the space among the word line stacks and the capacitor contacts.Type: GrantFiled: February 11, 2010Date of Patent: September 6, 2011Assignee: Inotera Memories, Inc.Inventors: Hsiao-Lei Wang, Chih-Hung Liao
-
Patent number: 8003505Abstract: A method of fabricating an image sensor. A method of fabricating an image sensor may include preparing a substrate including a pixel region and/or a logic region having transistors and/or gates. A method of fabricating an image sensor may include forming a first interlayer dielectric film on and/or over a substrate to cover gates. A method of fabricating an image sensor may include forming a first dielectric film to expose an upper surface of at least one gate over a pixel region. A method of fabricating an image sensor may include forming a second interlayer dielectric film over a first interlayer dielectric film and/or dielectric film. A method of fabricating an image sensor may include forming a plurality of contact holes, which may be simultaneously formed over a second interlayer dielectric film. An image sensor may include contacts formed over a second interlayer dielectric film. An image sensor is disclosed.Type: GrantFiled: October 15, 2009Date of Patent: August 23, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Hoon Jang
-
Patent number: 7994042Abstract: Anti-reverse engineering techniques are provided. In one aspect, a method for forming at least one feature in an insulating layer is provided. The method comprises the following steps. Ions are selectively implanted in the insulating layer so as to form at least one implant region within the insulating layer, the implanted ions being configured to alter an etch rate through the insulating layer within the implant region. The insulating layer is etched to, at the same time, form at least one void both within the implant region and outside of the implant region, wherein the etch rate through the insulating layer within the implant region is different from an etch rate through the insulating layer outside of the implant region. The void is filled with at least one conductor material to form the feature in the insulating layer.Type: GrantFiled: October 26, 2007Date of Patent: August 9, 2011Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Rajiv V. Joshi, David W. Kruger
-
Publication number: 20110180941Abstract: Provided is a three-dimensional semiconductor device and method for fabricating the same. The device includes a first electrode structure and a second electrode structure stacked sequentially on a substrate. The first and second electrode structures include stacked first electrodes and stacked second electrodes, respectively. Each of the first and second electrodes includes a horizontal portion parallel with the substrate and an extension portion extending from the horizontal portion along a direction penetrating an upper surface of the substrate. Here, the substrate may be closer to top surfaces of the extension portions of the first electrodes than to the horizontal portion of at least one of the second electrodes.Type: ApplicationFiled: January 24, 2011Publication date: July 28, 2011Inventors: Sung-Min Hwang, Hansoo Kim, Wonseok Cho, Jaehoon Jang
-
Patent number: 7982285Abstract: The present invention provides antifuse structures having an integrated heating element and methods of programming the same, the antifuse structures comprising first and second conductors and a dielectric layer formed between the conductors, where one or both of the conductors functions as both a conventional antifuse conductor and as a heating element for directly heating the antifuse dielectric layer during programming.Type: GrantFiled: January 8, 2008Date of Patent: July 19, 2011Assignee: International Business Machines CorporationInventors: Byeongju Park, Subramanian S. Iyer, Chandrasekharan Kothandaraman
-
Publication number: 20110171821Abstract: Semiconductor devices, methods of manufacturing thereof, lithography masks, and methods of designing lithography masks are disclosed. In one embodiment, a semiconductor device includes a plurality of first features disposed in a first material layer. At least one second feature is disposed in a second material layer, the at least one second feature being disposed over and coupled to the plurality of first features. The at least one second feature includes at least one void disposed between at least two of the plurality of first features.Type: ApplicationFiled: March 25, 2011Publication date: July 14, 2011Inventors: O Seo Park, Sun-Oo Kim, Klaus Herold
-
Publication number: 20110163455Abstract: A method for forming a tunnel junction (TJ) circuit, the method includes forming a bottom wiring layer; forming a plurality of TJs contacting the bottom wiring layer; forming a plurality of tunnel junction vias (TJVs) simultaneously with the formation of the plurality of TJs, the TJVs contacting the bottom wiring layer; and forming a top wiring layer contacting the plurality of TJs and the plurality of TJVs. A circuit comprising a plurality of tunnel junctions (TJs) includes a bottom wiring layer contacting the plurality of TJs, the bottom wiring layer further contacting a plurality of tunnel junction vias (TJVs), wherein the plurality of TJs and the plurality of TJVs comprise the same material; and a top wiring layer contacting the plurality of TJs and the plurality of TJVs.Type: ApplicationFiled: January 6, 2010Publication date: July 7, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Michael C. Gaidis
-
Publication number: 20110159682Abstract: A method of manufacturing a memory device is disclosed. The method includes providing a substrate, forming a number of memory sectors on the substrate, wherein each of the memory sectors is coupled to an adjacent one via a first diffused region in the substrate and is coupled to another adjacent one via at least one second diffused region in the substrate, forming a first dielectric layer on the memory sectors, forming a first conductive structure through the first dielectric layer to the first diffused region, and at least one second conductive structure through the first dielectric layer to the at least one second diffused region, forming a patterned first mask layer on the first dielectric layer, the first conductive structure and the at least one second conductive structure, the patterned first mask layer exposing the first conductive structure, and etching back the first conductive structure.Type: ApplicationFiled: April 20, 2010Publication date: June 30, 2011Applicant: Macronix International Co., Ltd.Inventor: Chin Cheng YANG
-
Patent number: 7968397Abstract: A semiconductor device according to the present invention comprises a semiconductor substrate, a gate insulating film which is composed of a material whose main component is a tetravalent metal oxide, a mixture of a tetravalent metal oxide and SiO2, or a mixture of a tetravalent metal oxide and SiON and which containing B when it is in an nMOS structure on the semiconductor substrate or containing at least one of P and As when it is in a pMOS structure on the semiconductor substrate, and a gate electrode made of a metal having a work function of 4 eV to 5.5 eV.Type: GrantFiled: March 2, 2010Date of Patent: June 28, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Akio Kaneko, Seiji Inumiya, Katsuyuki Sekine, Kazuhiro Eguchi, Motoyuki Sato
-
Patent number: 7968458Abstract: A production process for making an electronic circuit substrate comprising: a patterning step of forming a respectively anodically oxidizable conductor pattern and distribution pattern connected to the conductor pattern on a substrate; and an anodic oxidation step of generating an oxide film from the conductor pattern and the distribution pattern by contacting an electrolyte solution with the conductor pattern and the distribution pattern and carrying out anodic oxidation while applying current thereto, the patterns serving as anodes, wherein the width or film thickness of the distribution pattern is at least partially set so that an insulator portion is formed in the anodic oxidation step in which an oxide film formed on one of the side walls of the distribution pattern is integrated with an oxide film formed on the other side wall.Type: GrantFiled: October 21, 2005Date of Patent: June 28, 2011Assignee: Pioneer CorporationInventors: Takashi Chuman, Satoru Ohta, Satoshi Miyaguchi
-
Patent number: 7955903Abstract: A semiconductor module includes a semiconductor chip sealed with an encapsulation resin prevented from overflowing from an inside of the outer edge by a wiring pattern extended portion extending from the wiring pattern along an outer edge of a solder resist pattern at an outside of the outer edge of the solder resist pattern.Type: GrantFiled: June 24, 2009Date of Patent: June 7, 2011Assignee: Canon Kabushiki KaishaInventors: Koji Tsuduki, Takanori Suzuki