In Atmosphere Containing Halogen Patents (Class 438/774)
-
Patent number: 11485678Abstract: A chemical vapor deposition process for forming a silicon oxide coating includes providing a moving glass substrate. A gaseous mixture is formed and includes a silane compound, a first oxygen-containing molecule, a radical scavenger, and at least one of a phosphorus-containing compound and a boron-containing compound. The gaseous mixture is directed toward and along the glass substrate. The gaseous mixture is reacted over the glass substrate to form a silicon oxide coating on the glass substrate at a deposition rate of 150 nm*m/min or more.Type: GrantFiled: August 31, 2018Date of Patent: November 1, 2022Assignee: Pilkington Group LimitedInventors: Lila Raj Dahal, Douglas Martin Nelson, Jun Ni, David Alan Strickler, Srikanth Varanasi
-
Patent number: 10910217Abstract: By sequentially performing, a plurality of times, a step of supplying a mixed gas of an organic metal-containing source gas and an inert gas to a process chamber housing a substrate by adjusting a flow velocity of the mixed gas on the substrate to 7.8 m/s to 15.6 m/s and adjusting a partial pressure of the organic metal-containing source gas in the mixed gas to 0.167 to 0.3, a step of exhausting the process chamber, a step of supplying an oxygen-containing gas to the process chamber, and a step of exhausting the process chamber, a metal oxide film is formed on the substrate.Type: GrantFiled: May 29, 2020Date of Patent: February 2, 2021Assignee: KOKUSAI ELECTRIC CORPORATIONInventors: Yoshimasa Nagatomi, Hirohisa Yamazaki
-
Patent number: 10784162Abstract: A method of making a semiconductor component includes etching a substrate to define an opening. The method further includes depositing a first dielectric liner in the opening, wherein the first dielectric liner has a first stress. The method further includes depositing a second dielectric liner over the first dielectric liner, wherein the second dielectric liner has a second stress, and a direction of the first stress is opposite a direction of the second stress. The method further includes depositing a conductive material over the second dielectric liner.Type: GrantFiled: October 23, 2018Date of Patent: September 22, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Cheng-Hung Chang, Ebin Liao, Chia-Lin Yu, Hsiang-Yi Wang, Chun Hua Chang, Li-Hsien Huang, Darryl Kuo, Tsang-Jiuh Wu, Wen-Chih Chiou
-
Patent number: 10580658Abstract: A method for preferential oxidation of silicon in substrates containing silicon (Si) and germanium (Ge) is described. According to one embodiment, the method includes providing a substrate containing Si and Ge, forming a plasma containing H2 gas and O2 gas, and exposing the substrate to the plasma to preferentially oxidize the Si relative to the Ge. The substrate may be further processed by removing the oxidized Si from the substrate.Type: GrantFiled: April 12, 2017Date of Patent: March 3, 2020Assignee: Tokyo Electron LimitedInventor: Kandabara N. Tapily
-
Patent number: 9953830Abstract: A method of manufacturing a semiconductor device includes forming an oxide film containing a metal element on a substrate by performing a cycle a predetermined number of times, the cycle including non-simultaneously performing: supplying a precursor containing a metal element and a halogen group to the substrate; and supplying an oxidant to the substrate. In the act of supplying the oxidant, a catalyst is supplied to the substrate together with the oxidant. In the act of supplying the precursor, the catalyst is not supplied to the substrate.Type: GrantFiled: March 13, 2014Date of Patent: April 24, 2018Assignee: Hitachi Kokusai Electric Inc.Inventors: Takuro Ushida, Tsukasa Kamakura, Yoshiro Hirose, Kimihiko Nakatani
-
Patent number: 8993453Abstract: A method for fabricating a nonvolatile charge trap memory device and the device are described. In one embodiment, the method includes providing a substrate in an oxidation chamber, wherein the substrate comprises a first exposed crystal plane and a second exposed crystal plane, and wherein the crystal orientation of the first exposed crystal plane is different from the crystal orientation of the second exposed crystal plane. The substrate is then subjected to a radical oxidation process to form a first portion of a dielectric layer on the first exposed crystal plane and a second portion of the dielectric layer on the second exposed crystal plane, wherein the thickness of the first portion of the dielectric layer is approximately equal to the thickness of the second portion of the dielectric layer.Type: GrantFiled: September 14, 2012Date of Patent: March 31, 2015Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Jeong Byun, Sagy Levy
-
Patent number: 8940645Abstract: A method for fabricating a nonvolatile charge trap memory device is described. The method includes subjecting a substrate to a first oxidation process to form a tunnel oxide layer overlying a polysilicon channel, and forming over the tunnel oxide layer a multi-layer charge storing layer comprising an oxygen-rich, first layer comprising a nitride, and an oxygen-lean, second layer comprising a nitride on the first layer. The substrate is then subjected to a second oxidation process to consume a portion of the second layer and form a high-temperature-oxide (HTO) layer overlying the multi-layer charge storing layer. The stoichiometric composition of the first layer results in it being substantially trap free, and the stoichiometric composition of the second layer results in it being trap dense. The second oxidation process can comprise a plasma oxidation process or a radical oxidation process using In-Situ Steam Generation.Type: GrantFiled: July 1, 2012Date of Patent: January 27, 2015Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Sagy Levy, Jeong Byun
-
Publication number: 20140287595Abstract: A thin film having excellent etching resistance and a low dielectric constant is described. A method of manufacturing a semiconductor device includes forming a thin film on a substrate, removing first impurities containing H2O and Cl from the thin film by heating the thin film at a first temperature higher than a temperature of the substrate in the forming of the thin film, and removing second impurities containing a hydrocarbon compound (CxHy-based impurities) from the thin film in which heat treatment is performed at the first temperature by heating the thin film at a second temperature equal to or higher than the first temperature.Type: ApplicationFiled: March 19, 2014Publication date: September 25, 2014Applicant: HITACHI KOKUSAI ELECTRIC INC.Inventors: Satoshi Shimamoto, Takaaki Noda, Takeo Hanashima, Yoshiro Hirose, Hiroshi Ashihara, Tsukasa Kamakura, Shingo Nohara
-
Patent number: 8790982Abstract: Oxidation methods and resulting structures including providing an oxide layer on a substrate and then reoxidizing the oxide layer by vertical ion bombardment of the oxide layer in an atmosphere containing at least one oxidant. The oxide layer may be provided over diffusion regions, such as source and drain regions, in a substrate. The oxide layer may overlie the substrate and is proximate a gate structure on the substrate. The at least one oxidant may be oxygen, water, ozone, or hydrogen peroxide, or a mixture thereof. These oxidation methods provide a low-temperature oxidation process, less oxidation of the sidewalls of conductive layers in the gate structure, and less current leakage to the substrate from the gate structure.Type: GrantFiled: July 19, 2013Date of Patent: July 29, 2014Assignee: Micron Technology, Inc.Inventors: Li Li, Pai-Hung Pan
-
Patent number: 8785297Abstract: A method for encapsulating electronic components, including the steps of: forming, in a first surface of a semiconductor wafer, electronic components; forming, on the first surface, an interconnection stack including conductive tracks and vias separated by an insulating material; forming first and second bonding pads on the interconnection stack; thinning down the wafer, except at least on its contour; filling the thinned-down region with a first resin layer; arranging at least one first chip on the first bonding pads and forming solder bumps on the second bonding pads; depositing a second resin layer covering the first chips and partially covering the solder bumps; bonding an adhesive strip on the first resin layer; and scribing the structure into individual chips.Type: GrantFiled: October 11, 2012Date of Patent: July 22, 2014Assignee: STMicroelectronics (Tours) SASInventors: Marc Feron, Vincent Jarry, Laurent Barreau
-
Patent number: 8724366Abstract: Various embodiment include optical and optoelectronic devices and methods of making same. Under one aspect, an optical device includes an integrated circuit having an array of conductive regions, and an optically sensitive material over at least a portion of the integrated circuit and in electrical communication with at least one conductive region of the array of conductive regions. Under another aspect, a film includes a network of fused nanocrystals, the nanocrystals having a core and an outer surface, wherein the core of at least a portion of the fused nanocrystals is in direct physical contact and electrical communication with the core of at least one adjacent fused nanocrystal, and wherein the film has substantially no defect states in the regions where the cores of the nanocrystals are fused. Additional devices and methods are described.Type: GrantFiled: March 21, 2013Date of Patent: May 13, 2014Assignee: InVisage Technologies, Inc.Inventors: Edward Hartley Sargent, Jason Paul Clifford, Gerasimos Konstantatos, Ian Howard, Ethan J. D. Klem, Larissa Levina
-
Patent number: 8664012Abstract: A method of forming a semiconductor device. A substrate having first and second materials is provided, wherein the second material is occluded by the first material. The substrate is etched using a first non-plasma etch process that etches the first material at a higher rate relative to a rate of etching the second material. The first non-plasma etch process exposes the second material that is overlying at least a portion of the first material. The second material is then etched using a plasma containing a reactive gas, which exposes the at least a portion of the first material. The first material including the at least a portion of the first material that was exposed by etching the second material are etched using a second non-plasma etch process.Type: GrantFiled: September 30, 2011Date of Patent: March 4, 2014Assignee: Tokyo Electron LimitedInventors: Richard H. Gaylord, Blaze J. Messer, Kaushik A. Kumar
-
Patent number: 8551818Abstract: A method of manufacturing an electronic device includes the steps of: forming a sacrifice layer made of at least one of an alkali metal oxide and an alkali earth metal oxide in a part of a first substrate; forming a supporting layer covering the sacrifice layer; forming an electronic device on the sacrifice layer with the supporting layer in between; exposing at least a part of a side face of the sacrifice layer by removing a part of the supporting layer; forming a support body between the electronic device and the supporting layer, and a surface of the first substrate; removing the sacrifice layer; breaking the support body and transferring the electronic device onto a second substrate by bringing the electronic device into close contact with an adhesion layer provided on a surface of the second substrate; removing a fragment of the support body belonging to the electronic device; removing at least an exposed region in the adhesion layer not covered with the electronic device; and forming a fixing layer on aType: GrantFiled: February 1, 2010Date of Patent: October 8, 2013Assignee: Sony CorporationInventor: Masanobu Tanaka
-
Patent number: 8547085Abstract: An arrangement for measuring process parameters within a processing chamber is provided. The arrangement includes a probe arrangement disposed in an opening of an upper electrode. Probe arrangement includes a probe head, which includes a head portion and a flange portion. The arrangement also includes an o-ring disposed between the upper electrode and the flange portion. The arrangement further includes a spacer made of an electrically insulative material positioned between the head portion and the opening of the upper electrode to prevent the probe arrangement from touching the upper electrode. The spacer includes a disk portion configured for supporting an underside of the flange portion. The spacer also includes a hollow cylindrical portion configured to encircle the head portion. The spacer forms a right-angled path between the o-ring and an opening to the processing chamber to prevent direct line-of-sight path between the o-ring and the opening to the processing chamber.Type: GrantFiled: July 7, 2009Date of Patent: October 1, 2013Assignee: Lam Research CorporationInventors: Jean-Paul Booth, Douglas Keil
-
Patent number: 8455293Abstract: A method for processing solar cells comprising: providing a vertical furnace to receive an array of mutually spaced circular semiconductor wafers for integrated circuit processing; composing a process chamber loading configuration for solar cell substrates, wherein a size of the solar cell substrates that extends along a first surface to be processed is smaller than a corresponding size of the circular semiconductor wafers, such that multiple arrays of mutually spaced solar cell substrates can be accommodated in the process chamber, loading the solar cell substrates into the process chamber; subjecting the solar cell substrates to a process in the process chamber.Type: GrantFiled: November 6, 2012Date of Patent: June 4, 2013Assignee: ASM International N.V.Inventors: Chris G. M. de Ridder, Klaas P. Boonstra, Adriaan Garssen, Frank Huussen
-
Patent number: 8422266Abstract: Various embodiment include optical and optoelectronic devices and methods of making same. Under one aspect, an optical device includes an integrated circuit having an array of conductive regions, and an optically sensitive material over at least a portion of the integrated circuit and in electrical communication with at least one conductive region of the array of conductive regions. Under another aspect, a film includes a network of fused nanocrystals, the nanocrystals having a core and an outer surface, wherein the core of at least a portion of the fused nanocrystals is in direct physical contact and electrical communication with the core of at least one adjacent fused nanocrystal, and wherein the film has substantially no defect states in the regions where the cores of the nanocrystals are fused. Additional devices and methods are described.Type: GrantFiled: September 12, 2012Date of Patent: April 16, 2013Assignee: InVisage Technologies, Inc.Inventors: Edward Sargent, Jason Clifford, Gerasimos Konstantatos, Ian Howard, Ethan J. D. Klem, Larissa Levina
-
Patent number: 8389412Abstract: The invention relates to a finishing method for a silicon-on-insulator (SOI) substrate that includes an oxide layer buried between an active silicon layer and a support layer of silicon. The method includes applying the following steps in succession: a first rapid thermal annealing (RTA) of the SOI substrate; a sacrificial oxidation of the active silicon layer of the substrate conducted to remove a first oxide thickness; a second RTA of the substrate; and a second sacrificial oxidation of the active silicon layer conducted to remove a second oxide thickness that is thinner than the first oxide thickness.Type: GrantFiled: March 17, 2010Date of Patent: March 5, 2013Assignee: SoitecInventors: Walter Schwarzenbach, Sébastien Kerdiles, Patrick Reynaud, Ludovic Ecarnot, Eric Neyret
-
Patent number: 8367561Abstract: The present invention relates to a method for enhancing uniformity of metal oxide coatings formed by Atomic Layer Deposition (ALD) or ALD-type processes. Layers are formed using alternating pulses of metal halide and oxygen-containing precursors, preferably water, and purging when necessary. An introduction of modificator pulses following the pulses of the oxygen-containing precursor affects positively on layer uniformity, which commonly exhibits gradients, particularly in applications with closely arranged substrates. In particular, improvement in layer thickness uniformity is obtained. According to the invention, alcohols having one to three carbon atoms can be used as the modificator.Type: GrantFiled: July 2, 2008Date of Patent: February 5, 2013Assignee: Beneq OyInventors: Jarmo Maula, Kari Harkonen
-
Patent number: 8318608Abstract: A method for fabricating a nonvolatile charge trap memory device is described. The method includes providing a substrate having a charge-trapping layer disposed thereon. A portion of the charge-trapping layer is then oxidized to form a blocking dielectric layer above the charge-trapping layer by exposing the charge-trapping layer to a radical oxidation process.Type: GrantFiled: August 25, 2008Date of Patent: November 27, 2012Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Sagy Levy, Jeong Byun
-
Patent number: 8283261Abstract: A method for fabricating a nonvolatile charge trap memory device is described. The method includes providing a substrate having a charge-trapping layer disposed Thereon. A portion of the charge-trapping layer is then oxidized to form a blocking dielectric layer above the charge-trapping layer by exposing the charge-trapping layer to a radical oxidation process.Type: GrantFiled: May 21, 2008Date of Patent: October 9, 2012Assignee: Cypress Semiconductor CorporationInventor: Krishnaswamy Ramkumar
-
Patent number: 8284587Abstract: Various embodiments include apparatuses including optical and optoelectronic devices and methods of making same. One such device includes an image sensor having an integrated circuit with a number of pixel electrodes, a substantially-continuous optically-sensitive layer, and at least one counter-electrode. The substantially continuous optically sensitive layer is in electrical communication with both the number of pixel electrodes and also the counter-electrode. Additional apparatuses and methods are disclosed.Type: GrantFiled: December 12, 2011Date of Patent: October 9, 2012Assignee: InVisage Technologies, Inc.Inventors: Edward Sargent, Jason Clifford, Gerasimos Konstantatos, Ian Howard, Ethan J. D. Klem, Larissa Levina
-
Patent number: 8252701Abstract: Provided is a method of manufacturing a semiconductor device.Type: GrantFiled: November 18, 2010Date of Patent: August 28, 2012Assignee: Hitachi-Kokusai Electric Inc.Inventors: Ryota Sasajima, Yoshiro Hirose, Yosuke Ota, Naonori Akae, Kojiro Yokozawa
-
Patent number: 8102693Abstract: Optical and optoelectronic devices and methods of making same. Under one aspect, an optical device includes an integrated circuit an array of conductive regions; and an optically sensitive material over at least a portion of the integrated circuit and in electrical communication with at least one conductive region of the array of conductive regions. Under another aspect, a method of forming a nanocrystalline film includes fabricating a plurality of nanocrystals having a plurality of first ligands attached to their outer surfaces; exchanging the first ligands for second ligands of different chemical composition than the first ligands; forming a film of the ligand-exchanged nanocrystals; removing the second ligands; and fusing the cores of adjacent nanocrystals in the film to form an electrical network of fused nanocrystals.Type: GrantFiled: August 6, 2010Date of Patent: January 24, 2012Assignee: InVisage Technologies, Inc.Inventors: Edward Sargent, Jason Clifford, Gerasimos Konstantatos, Ian Howard, Ethan J. D. Klem, Larissa Levina
-
Patent number: 7972968Abstract: A high density plasma dep/etch/dep method of depositing a dielectric film into a gap between adjacent raised structures on a substrate disposed in a substrate processing chamber. The method deposits a first portion of the dielectric film within the gap by forming a high density plasma from a first gaseous mixture flown into the process chamber, etches the deposited first portion of the dielectric film by flowing an etchant gas comprising CxFy, where a ratio of x to y is greater than or equal to 1:2 and then deposits a second portion of the dielectric film over the first portion by forming a high density plasma from a second gaseous mixture flown into the process chamber.Type: GrantFiled: August 18, 2008Date of Patent: July 5, 2011Assignee: Applied Materials, Inc.Inventors: Young S. Lee, Ying Rui, Dmitry Lubomirsky, Daniel J. Hoffman, Jang Gyoo Yang, Anchuan Wang
-
Patent number: 7943459Abstract: A semiconductor device is provided with a conductor wire and a fuse wire formed in an insulating film over a semiconductor substrate, a first under-pad-wire insulating film formed above the insulating film, a second under-pad-wire insulating film formed on the first under-pad-wire insulating film, a pad wire formed in an area above the conductive wire, in the first and second under-pad-wire insulating films and an opening formed by leaving a part of the first under-pad-wire insulating film in an area above the fuse wire, in the first and second under-pad-wire insulating films, wherein the second under-pad-wire insulating film comprises an element different from that of the first under-pad-wire insulating film.Type: GrantFiled: August 24, 2007Date of Patent: May 17, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kazutaka Akiyama, Takaya Matsushita
-
Patent number: 7884031Abstract: The semiconductor device includes an interconnect having a width of 0.1 ?m or less and formed in an insulating layer constituted of a low relative dielectric constant film having a relative dielectric constant of 3.0 or lower, a via having a diameter of 0.1 ?m or less and connected to the interconnect, and a dummy metal provided in the insulating layer. The dummy metal is located close to an end portion of the interconnect along an extension thereof, and the dummy metal and the interconnect are spaced by a distance of 0.3 ?m or less.Type: GrantFiled: June 15, 2009Date of Patent: February 8, 2011Assignee: Renesas Electronics CorporationInventor: Yumi Saitou
-
Patent number: 7838333Abstract: The present invention discloses an electronic device package and a method of the package. In particular, an electronic device package and a method of the package suitable for a bumpless electronic device package with enhanced electrical performance and heat-dissipation efficiency are disclosed. The method comprises: providing a substrate having a plurality of vias and a plurality of electronic devices; forming a gluing layer on a surface of the substrate and fixing the electronic devices on the gluing layer, wherein the electronic devices have I/O units aligned with the vias respectively; forming a plurality of fixing layers in the gaps between the electronic devices; trenching a plurality of openings aligned with the vias respectively in the fixing layer; forming a plurality of metallic conductive units in the vias, the openings and part of the surface of the substrate; and forming a passivation layer over the other surface of the substrate.Type: GrantFiled: November 3, 2009Date of Patent: November 23, 2010Assignee: Industrial Technology Research InstituteInventors: Shou-Lung Chen, Ching-Wen Hsiao, Yu-Hua Chen, Jeng-Dar Ko, Jyh-Rong Lin
-
Patent number: 7838831Abstract: A substrate inspection method includes forming a conductive thin film on a surface of an inspection target substrate with a pattern formed thereon, generating an electron beam and irradiating the substrate having the thin film formed thereon with the electron beam, detecting at least any of secondary electrons, reflected electrons and backscattered electrons released from the surface of the substrate and outputting signals constituting an inspection image, and selecting at least any of a material, a film thickness and a configuration for the thin film, or at least any of a material, a film thickness and a configuration for the thin film and an irradiation condition with the electron beam according to an arbitrary inspection image characteristic so that an inspection image according to an inspection purpose can be obtained.Type: GrantFiled: March 21, 2008Date of Patent: November 23, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Ichirota Nagahama
-
Patent number: 7825036Abstract: A method of synthesizing silicon wires generally includes the steps of: providing a substrate; forming a copper catalyst particle layer on a top surface of the substrate; heating the reactive device at a temperature of above 450° C. in a flowing protective gas; and introducing a mixture of a protective gas and a silicon-based reactive gas at a temperature of above 450° C. at a pressure of below 700 Torr, thereby forming the silicon wires on the substrate.Type: GrantFiled: September 22, 2006Date of Patent: November 2, 2010Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Yuan Yao, Li-Guo Xu, Shou-Shan Fan
-
Patent number: 7816279Abstract: A semiconductor device includes a first conductor disposed on a semiconductor substrate; an oxygen-containing insulation film disposed on the semiconductor substrate and on the first conductor, the insulation film having a contact hole which extends to the first conductor and a trench which is connected to an upper portion of the contact hole; a zirconium oxide film disposed on a side surface of the contact hole and a side surface and a bottom surface of the trench; a zirconium film disposed on the zirconium oxide film inside the contact hole and inside the trench; and a second conductor composed of Cu embedded into the contact hole and into the trench.Type: GrantFiled: February 11, 2009Date of Patent: October 19, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Michie Sunayama, Yoshiyuki Nakao, Noriyoshi Shimizu
-
Patent number: 7799639Abstract: Fabrication of a nonvolatile memory device includes sequentially forming a tunnel oxide layer, a first conductive layer, and a nitride layer on a semiconductor substrate. A stacked pattern is formed from the tunnel oxide layer, the first conductive layer, and the nitride layer and a trench is formed in the semiconductor substrate adjacent to the stacked pattern. An oxidation process is performed to form a sidewall oxide layer on a sidewall of the trench and the first conductive layer. Chlorine is introduced into at least a portion of the stacked pattern subjected to the oxidation process. Introducing Cl into the stacked pattern may at least partially cure defects that are caused therein during fabrication of the structure.Type: GrantFiled: May 20, 2008Date of Patent: September 21, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Young-jin Noh, Si-Young Choi, Bon-young Koo, Ki-hyun Hwang, Chul-sung Kim, Sung-kweon Baek
-
Patent number: 7773404Abstract: Optical and optoelectronic devices and methods of making same. Under one aspect, an optical device includes an integrated circuit an array of conductive regions; and an optically sensitive material over at least a portion of the integrated circuit and in electrical communication with at least one conductive region of the array of conductive regions. Under another aspect, a method of forming a nanocrystalline film includes fabricating a plurality of nanocrystals having a plurality of first ligands attached to their outer surfaces; exchanging the first ligands for second ligands of different chemical composition than the first ligands; forming a film of the ligand-exchanged nanocrystals; removing the second ligands; and fusing the cores of adjacent nanocrystals in the film to form an electrical network of fused nanocrystals.Type: GrantFiled: August 24, 2006Date of Patent: August 10, 2010Assignee: InVisage Technologies, Inc.Inventors: Edward Sargent, Jason Clifford, Gerasimos Konstantatos, Ian Howard, Ethan J. D. Klem, Larissa Levina
-
Patent number: 7718510Abstract: A laser processing method is provided, which, even when a substrate formed with a laminate part including a plurality of functional devices is thick, can cut the substrate and laminate part with a high precision. This laser processing method irradiates a substrate 4 with laser light L while using a rear face 21 as a laser light entrance surface and locating a light-converging point P within the substrate 4, so as to form modified regions 71, 72, 73 within the substrate 4. Here, the quality modified region 71 is formed at a position where the distance between the front face 3 of the substrate 4 and the end part of the quality modified region 71 on the front face side is 5 ?m to 15 ?m. When the quality modified region 71 is formed at such a position, a laminate part 16 (constituted by interlayer insulating films 17a, 17b here) formed on the front face 3 of the substrate 4 is also cut along a line to cut with a high precision together with the substrate 4.Type: GrantFiled: March 25, 2005Date of Patent: May 18, 2010Assignee: Hamamatsu Photonics K.K.Inventors: Takeshi Sakamoto, Kenshi Fukumitsu
-
Patent number: 7704893Abstract: The present invention relates to a semiconductor device comprising an insulation film consisting of a fluoridation carbon film that has been subjected to thermal history of 420° C. or lower. The feature of the present invention is that an amount of hydrogen atoms included in the fluoridation carbon film is 3 atomic % or less before the fluoridation carbon film is subjected to the thermal history.Type: GrantFiled: August 12, 2004Date of Patent: April 27, 2010Assignees: Tokyo Eectron Limited, Zeon CorporationInventors: Yasuo Kobayashi, Kohei Kawamura, Tadahiro Ohmi, Akinobu Teramoto, Tatsuya Sugimoto, Toshiro Yamada, Kimiaki Tanaka
-
Patent number: 7678678Abstract: An embodiment includes a process of forming a gate stack that acts to resist the redeposition to the semiconductive substrate of mobilized metal such as from a metal gate electrode. An embodiment also relates to a system that achieves the process. An embodiment also relates to a gate stack structure that provides a composition that resists the redeposition of metal during processing and field use.Type: GrantFiled: July 28, 2006Date of Patent: March 16, 2010Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Don Carl Powell
-
Patent number: 7662727Abstract: To improve a step coverage and a loading effect, without inviting a deterioration of throughput and an increase of cost, in a method for forming a thin film by alternately flowing a raw material and alcohol to a processing chamber.Type: GrantFiled: November 7, 2007Date of Patent: February 16, 2010Assignee: Hitachi Kokusai Electric Inc.Inventors: Hironobu Miya, Norikazu Mizuno, Masanori Sakai, Shinya Sasaki, Hirohisa Yamazaki
-
Patent number: 7632707Abstract: The present invention discloses an electronic device package and a method of the package. In particular, an electronic device package and a method of the package suitable for a bumpless electronic device package with enhanced electrical performance and heat-dissipation efficiency are disclosed. The method comprises: providing a substrate having a plurality of vias and a plurality of electronic devices; forming a gluing layer on a surface of the substrate and fixing the electronic devices on the gluing layer, wherein the electronic devices have I/O units aligned with the vias respectively; forming a plurality of fixing layers in the gaps between the electronic devices; trenching a plurality of openings aligned with the vias respectively in the fixing layer; forming a plurality of metallic conductive units in the vias, the openings and part of the surface of the substrate; and forming a passivation layer over the other surface of the substrate.Type: GrantFiled: November 9, 2005Date of Patent: December 15, 2009Assignee: Industrial Technology Research InstituteInventors: Shou-Lung Chen, Ching-Wen Hsiao, Yu-Hua Chen, Jeng-Dar Ko, Jyh-Rong Lin
-
Patent number: 7605095Abstract: A heat processing method for a semiconductor process includes placing a plurality of target substrates stacked at intervals in a vertical direction within a process field of a process container. Each of the target substrates includes a process object layer on its surface. Then, the method includes supplying an oxidizing gas and a deoxidizing gas to the process field while heating the process field, thereby causing the oxidizing gas and the deoxidizing gas to react with each other to generate oxygen radicals and hydroxyl group radicals, and performing oxidation on the process object layer of the target substrates by use of the oxygen radicals and the hydroxyl group radicals. Then, the method includes heating the process object layer processed by the oxidation, within an atmosphere of an annealing gas containing ozone or oxidizing radicals, thereby performing annealing on the process object layer.Type: GrantFiled: February 6, 2008Date of Patent: October 20, 2009Assignee: Tokyo Electron LimitedInventors: Toshiyuki Ikeuchi, Kota Umezawa, Tetsuya Shibata
-
Publication number: 20090246970Abstract: The invention provides a method of fabricating a semiconductor device. In one aspect, the method comprises heating a gas mixture comprising chlorohydrocarbon having a general formula of CxHxClx, wherein x=2, 3, or 4, by passing it through a first chamber packed with surface area expanding members heated to a temperature to substantially dissociate the chlorohydrocarbon into chlorine and hydrocarbon. The dissociated chlorohydrocarbon is then passed, together with oxygen, into a second chamber heated to a lesser temperature to form an oxide film on a semiconductor substrate.Type: ApplicationFiled: April 15, 2009Publication date: October 1, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Jeff White, Jon Holt
-
Patent number: 7541246Abstract: A gate insulating film and a gate electrode are formed on a silicon substrate. The gate insulating film contains at least hafnium, oxygen, fluorine, and nitrogen. The fluorine concentration is high in the vicinity of an interface with the silicon substrate and progressively decreases with decreasing distance from the gate electrode. The nitrogen concentration is high in the vicinity of an interface with the gate electrode and progressively decreases with decreasing distance from the silicon substrate. The fluorine concentration in the vicinity of the interface with the silicon substrate is preferably 1×1019 cm?3 or more. The nitrogen concentration in the vicinity of the interface with the gate electrode is preferably 1×1020 cm?3 or more.Type: GrantFiled: August 11, 2006Date of Patent: June 2, 2009Assignee: Fujitsu LimitedInventors: Yasuyuki Tamura, Takaoki Sasaki
-
Patent number: 7531464Abstract: The invention provides a method of fabricating a semiconductive device. In one aspect, the method comprises heating a gas mixture [225] comprising chlorohydrocarbon having a general formula of CxHxClx, wherein x=2, 3, or 4. The chlorohydrocarbon is heated in a first chamber 210 to a first temperature that substantially disassociates the chlorohydrocarbon. The substantially disassociated chlorohydrocarbon is used to form a film on a semiconductive substrate [235] that is located in a second chamber [215].Type: GrantFiled: December 20, 2005Date of Patent: May 12, 2009Assignee: Texas Instruments IncorporatedInventors: Jeff White, Jon Holt
-
Patent number: 7524742Abstract: A process and structure for a metal interconnect includes providing a substrate with a first electric conductor, forming a first dielectric layer and a first patterned hard mask, using the first patterned hard mask to form a first opening and a second electric conductor, forming a second dielectric layer and a second patterned hard mask, using the second patterned hard mask as an etching mask and using a first patterned hard mask as an etch stop layer to form a second opening and a third electric conductor.Type: GrantFiled: May 14, 2007Date of Patent: April 28, 2009Assignee: United Microelectronics Corp.Inventors: Pei-Yu Chou, Chun-Jen Huang
-
Publication number: 20080187747Abstract: A dielectric film wherein N in the state of an Si3=?N bonding is present in a concentration of 3 atomic % or more in the surface side of an oxide film and also is present in a concentration of 0.1 atomic % or less in the interface side of the oxide film can achieve the prevention of the B diffusion and also the prevention of the deterioration of the NBTI resistance in combination. When the Ar/N2 radical nitridation is used, it is difficult for the resultant oxide film to satisfy the condition wherein N in the above bonding state is present in a concentration of 3 atomic % or more in the surface side of an oxide film and simultaneously is present in a concentration of 0.1 atomic % or less in the interface side of the oxide film, whereas, the above distribution of the N concentration can be achieved by using any of the gas combinations of Xe/N2, Kr/N2, Ar/NH3, Xe/NH3, Kr/NH3, Ar/N2/H2, Xe/N2/H2 and Kr/N2/H2.Type: ApplicationFiled: January 20, 2006Publication date: August 7, 2008Applicant: TOHOKU UNIVERSITYInventors: Tadahiro Ohmi, Akinobu Teramoto, Tetsuya Goto, Kazumasa Kawase
-
Publication number: 20080135917Abstract: Thin oxide films are grown on silicon which has been previously treated with a gaseous or liquid source of chloride ions. The resulting oxide is of more uniform thickness than obtained on untreated silicon, thereby allowing a given charge to be stored on a floating gate formed over said oxide for a longer time than previously required for a structure not so treated.Type: ApplicationFiled: December 8, 2006Publication date: June 12, 2008Inventors: Zhong Dong, Chiliang Chen
-
Patent number: 7358171Abstract: An embodiment includes a process of forming a gate stack that acts to resist the redeposition to the semiconductive substrate of mobilized metal such as from a metal gate electrode. An embodiment also relates to a system that achieves the process. An embodiment also relates to a gate stack structure that provides a composition that resists the redeposition of metal during processing and field use.Type: GrantFiled: August 30, 2001Date of Patent: April 15, 2008Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Don Carl Powell
-
Patent number: 7326655Abstract: A method for forming an oxide layer on a substrate. The method includes exposing a process gas containing H2, an oxygen-containing gas, and a halogen-containing oxidation accelerant gas to the substrate, where the process chamber is maintained at a subatmospheric pressure, and forming an oxide layer through thermal oxidization of the substrate by the process gas. According to one embodiment of the invention, the substrate can be maintained at a temperature between about 150° C. and about 900° C. A microstructure containing an oxide layer is described, where the oxide layer can be a gate dielectric oxide layer or an interface oxide layer integrated with a high-k layer.Type: GrantFiled: September 29, 2005Date of Patent: February 5, 2008Assignee: Tokyo Electron LimitedInventor: Raymond Joe
-
Patent number: 7304002Abstract: A method for oxidation of an object to be processed is provided wherein an oxide film can provide favorable film quality and a laminate structure of nitride film and oxide film can be obtained by a thermal oxidation of a nitride film. In a method for oxidation of a surface of an object to be processed in a single processing container 8 which can contain a plurality of objects to be processed, at least a nitride film is exposed on said surface, and said oxidation is performed by mainly using active hydroxyl/oxygen species in a vacuum atmosphere, setting a processing pressure to 133 Pa or below, and setting a processing temperature to 400° C. or above. Under these conditions, high interplanar uniformity is maintained and oxide films with favorable film quality are obtained by oxidizing nitride films on the surfaces of a plurality of objects to be processed.Type: GrantFiled: July 7, 2003Date of Patent: December 4, 2007Assignee: Tokyo Electron LimitedInventors: Tatsuo Nishita, Tsukasa Yonekawa, Keisuke Suzuki, Toru Sato
-
Patent number: 7256143Abstract: Provided are a semiconductor device having a self-aligned contact plug and a method of fabricating the semiconductor device. The semiconductor device includes conductive patterns, a first interlayer insulating layer, a first spacer, a second interlayer insulating layer, and a contact plug. In each conductive pattern, a conductive layer and a capping layer are sequentially deposited on an insulating layer over a semiconductor substrate. The first interlayer insulating layer fills spaces between the conductive patterns and has a height such that when the first interlayer insulating layer is placed on the insulating layer, the first interlayer insulating layer is lower than a top surface of the capping layer but higher than a top surface of the conductive layer. The first spacer surrounds the outer surface of the capping layer on the first interlayer insulating layer.Type: GrantFiled: February 15, 2005Date of Patent: August 14, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Myeong-Cheol Kim, Chang-Jin Kang, Kyeong-Koo Chi, Seung-Young Son
-
Patent number: 7235498Abstract: This invention is embodied in an improved process for growing high-quality silicon dioxide layers on silicon by subjecting it to a gaseous mixture of nitrous oxide (N2O) and ozone (O3). The presence of O3 in the oxidizing ambiance greatly enhances the oxidation rate compared to an ambiance in which N2O is the only oxidizing agent. In addition to enhancing the oxidation rate of silicon, it is hypothesized that the presence of O3 interferes with the growth of a thin silicon oxynitride layer near the interface of the silicon dioxide layer and the unreacted silicon surface which makes oxidation in the presence of N2O alone virtually self-limiting. The presence of O3 in the oxidizing ambiance does not impair oxide reliability, as is the case when silicon is oxidized with N2O in the presence of a strong, fluorine-containing oxidizing agent such as NF3 or SF6.Type: GrantFiled: March 8, 2005Date of Patent: June 26, 2007Assignee: Micron Technology, Inc.Inventors: Gurtej Singh Sandhu, Randhir P S Thakur
-
Patent number: 7196021Abstract: A method for forming a silicon oxide layer over a substrate disposed in a high density plasma substrate processing chamber. The method includes flowing a process gas that includes a silicon-containing source, an oxygen-containing source and a fluorine-containing source into the substrate processing chamber and forming a plasma from said process gas. The substrate is heated to a temperature above 450° C. during deposition of said silicon oxide layer and the deposited layer has a fluorine content of less than 1.0 atomic percent.Type: GrantFiled: March 30, 2005Date of Patent: March 27, 2007Assignee: Applied Materials, Inc.Inventors: Zhengquan Tan, Dongqing Li, Walter Zygmunt