Organic Reactant Patents (Class 438/790)
-
Patent number: 5891784Abstract: A method of forming low stack height transistors having controllable linewidth in an integrated circuit without channeling is disclosed. A disposable hardmask of doped glass is utilized to define the gate and subsequently protect the gate (and the underlying substrate) during ion implantation which forms the source and drains. An anti-reflective coating helps protect against reflective gate notching. A variety of silicided and non-silicided) structures may be formed.Type: GrantFiled: April 27, 1995Date of Patent: April 6, 1999Assignee: Lucent Technologies, Inc.Inventors: Wan Yee Cheung, Sailesh Chittipeddi, Chong-Cheng Fu, Taeho Kook, Avinoam Kornblit, Steven Alan Lytle, Kurt George Steiner, Tungsheng Yang
-
Patent number: 5883015Abstract: The method for depositing a dielectric layer can be used to evenly deposit the dielectric layer to be applied to a semiconductor device.Type: GrantFiled: July 3, 1997Date of Patent: March 16, 1999Assignee: Mosel Vitelic Inc.Inventors: Kent Liao, Dinos Huang, Tuby Tu, Kuang-Chao Chen, Wen-Doe Su
-
Patent number: 5874367Abstract: A wafer processing method relates to treating a semi-conductor wafer and in particular, but not exclusively, to planarization. The method consists of depositing a liquid short-chain polymer formed from a silicon containing gas or vapor. Subsequently water and OH are removed and the layer is stabilised.Type: GrantFiled: December 28, 1994Date of Patent: February 23, 1999Assignee: Trikon Technologies LimitedInventor: Christopher David Dobson
-
Patent number: 5869406Abstract: A method of fabricating an integrated circuit device with a substantially uniform inter-layer dielectric layer. The method includes steps of providing a partially completed semiconductor wafer (400) where the partially completed semiconductor device has a first polysilicon layer (401) thereon. The method includes depositing a dielectric layer (405) overlying the polysilicon layer and portions of the partially completed semiconductor device at a pressure of about 1 atmosphere. A step of forming a second polysilicon layer overlying portions of the dielectric layer is also included. The dielectric layer depositing step includes combining an organic silane and an ozone at a concentration of 200 g/m.sup.3 and less.Type: GrantFiled: September 28, 1995Date of Patent: February 9, 1999Assignee: Mosel Vitelic, Inc.Inventors: Wen-Doe Su, Chia-Lin Ku
-
Patent number: 5851867Abstract: The present invention relates to a rugged stacked oxide layer structure which remarkably increases an area of a subsequent deposition layer over the rugged stacked oxide layer. The enlargement of the area of a deposition layer over the rugged oxide layer enables one to ameliorate an electrical characteristic of a device and provide a higher integration density. For example, the rugged stacked oxide layer can be used to provide a higher capacitance by enlarging the area of a storage electrode of a capacitor. Similarly it can also be used to increase light absorption of a photodetector per unit area by enlarging an interfacial area of a P-N junction of the photodetector.Type: GrantFiled: August 27, 1996Date of Patent: December 22, 1998Assignee: Mosel Vitellic IncorporatedInventors: Kuang-Chao Chen, Tuby Tu
-
Patent number: 5849644Abstract: The invention provides semiconductor processing methods of depositing SiO.sub.2 on a substrate. In a preferred aspect, the invention provides methods of reducing the formation of undesired reaction intermediates in a chemical vapor deposition (CVD) decomposition reaction. In one implementation, the method is performed by feeding at least one of H.sub.2 O and H.sub.2 0.sub.2 into a reactor with an organic silicon precursor. For example, in one exemplary implementation, such components are, in gaseous form, fed separately into the reactor. In another exemplary implementation, such components are combined in liquid form prior to introduction into the reactor, and thereafter rendered into a gaseous form for provision into the reactor. The invention can be practiced with or in both hot wall and cold wall CVD systems.Type: GrantFiled: August 13, 1996Date of Patent: December 15, 1998Assignee: Micron Technology, Inc.Inventor: Klaus F. Schuegraf
-
Patent number: 5849635Abstract: A semiconductor processing method of forming a contact opening includes providing a substrate having a node location to which electrical connection is to be made. A layer comprising doped silicon dioxide is formed over the node location. Thereafter, both O.sub.2 and O.sub.3 are flowed simultaneously to the substrate along with tetraethylorthosilicate to the substrate to form a continuous layer comprising undoped silicon dioxide on the layer comprising doped silicon dioxide. During the flowing, a ratio of O.sub.3 to O.sub.2 flows is increased to form an outer portion of the continuous layer comprising undoped silicon dioxide to have a higher etch rate for a selected wet etch chemistry than an inner portion of said continuous layer. A common contact opening is anisotropically dry etched into the layer comprising undoped silicon dioxide and into the layer comprising doped silicon dioxide over the node location to outwardly expose the node location.Type: GrantFiled: July 11, 1996Date of Patent: December 15, 1998Assignee: Micron Technology, Inc.Inventors: Salman Akram, Tyler A. Lowrey
-
Patent number: 5840631Abstract: A method of manufacturing a semiconductor device includes the following steps. A lower wiring layer is formed on a semiconductor substrate through an insulating film. A compound gas having a catalysis for promoting formation of silicon oxide is added in an atmosphere using a main component gas consisting of ozone, water vapor, and one of alkoxysilane and organosiloxane as a source gas to form a silicon oxide film by a chemical vapor deposition (CVD) method directly on a surface of the semiconductor substrate on which the lower wiring layer is formed. An upper wiring layer is formed on the silicon oxide film.Type: GrantFiled: November 27, 1995Date of Patent: November 24, 1998Assignee: NEC CorporationInventors: Akira Kubo, Tetsuya Homma, Koji Kishimoto
-
Patent number: 5827786Abstract: In forming an insulating film upon a selected region of a sample, a gaseous vapor is directed over the selected region for depositing a compound of the gaseous vapor containing elements of the insulating film. A charged particle beam is directed toward the selected region in order to decompose the deposited compound and provide the desired insulating film.Type: GrantFiled: April 28, 1997Date of Patent: October 27, 1998Assignee: FEI CompanyInventor: Joseph Puretz
-
Patent number: 5817549Abstract: A TFT having a crystalline semiconductor layer and a gate insulating film of silicon oxide is manufactured. The gate insulating film is formed by vapor phase deposition such as sputtering or CVD and the deposited silicon oxide is thermally annealed in a reactive nitrogen atmosphere. The silicon oxide film, especially, the boundary portion of the silicon oxide film close the active region is nitrided. Thus, dangling bonds included in the silicon oxide film can be neutralized.Type: GrantFiled: August 30, 1995Date of Patent: October 6, 1998Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuhiko Takemura
-
Patent number: 5817566Abstract: A method for filling a trench within a substrate. There is first providing a substrate having a trench formed within the substrate. There is then formed over the substrate and within the trench a gap filling silicon oxide trench fill layer. The gap filling silicon oxide trench fill layer is formed through an ozone assisted sub-atmospheric pressure thermal chemical vapor deposition (SACVD) method. The method employs an ozone oxidant and a tetra-ethyl-ortho-silicate (TEOS) silicon source material at an ozone: TEOS volume ratio of less than about 2:1. Finally, the substrate is annealed thermally within an oxygen containing atmosphere at a temperature of greater than about 1100 degrees centigrade to form from the gap filling silicon oxide trench fill layer a densified gap filling silicon oxide trench fill layer. Through the method there is formed a densified gap filling silicon oxide trench fill layer with a limited surface sensitivity, a low etch rate and a limited shrinkage.Type: GrantFiled: March 3, 1997Date of Patent: October 6, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Syun-Ming Jang, Ying-Ho Chen, Chen-Hua Yu
-
Patent number: 5817582Abstract: In on form, a TEOS based spin-on-glass is made having on the order of 10% to 25% by volume of tetraethylorthosilicate, the equivalent of on the order of 0.1% to 3.0% by volume of 70% concentrated nitric acid, on the order of 60% to 90% by volume of alcohol, and the balance water. The spin-on-glass is applied to a semiconductor substrate and heated in order to densify the spin-on-glass.Type: GrantFiled: October 23, 1992Date of Patent: October 6, 1998Assignee: Motorola, Inc.Inventor: Papu D. Maniar
-
Patent number: 5814377Abstract: A method and apparatus for ramping down the deposition pressure in a SACVD process. The present invention also provides a method and apparatus for subsequently ramping up the pressure for a PECVD process in such a manner as to prevent unwanted reactions which could form a weak interlayer interface. In particular, the deposition pressure in the SACVD process is ramped down by stopping the flow of the silicon containing gas (preferably TEOS) and/or the carrier gas (preferably helium), while diluting the flow of ozone with oxygen. A ramp down of the pressure starts at the same time. The diluting of the ozone with oxygen, limits reactions with undesired reactants at the end of a process.Type: GrantFiled: July 8, 1997Date of Patent: September 29, 1998Assignee: Applied Materials, Inc.Inventors: Stuardo Robles, Visweswaren Sivaramakrishnan, Maria Galiano, Victoria Kithcart
-
Patent number: 5804509Abstract: Method of forming intermetallic insulating layers in semiconductor devices are disclosed, which not only have superior adhesion and homogeneous step coverage but also prevent the generation of voids due to the penetration of moisture. According to the method, metal interconnects are, first formed on the semiconductor substrate. Thereafter, a first insulating layer is formed to a thickness capable of sufficiently filling the spaces between the metal interconnects by reacting Tetraethylorthosilicate(TEOS) gas of a predetermined flow rate with O.sub.3 gas of a predetermined density in a CVD furnace. Next, a second insulating layer of a predetermined thickness is formed on the first insulating layer using the same furnace but by changing only the flow rate of TEOS.Type: GrantFiled: March 4, 1996Date of Patent: September 8, 1998Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Gyung-Su Cho
-
Patent number: 5795820Abstract: A method and apparatus is provided for simplifying the manufacture of an interlayer dielectric where local interconnects are utilized. The invention utilizes a separate LI stack and first contact stack deposition and etch. In the first step, a layer of oxide etch stop and a layer of TEOS oxide are deposited to form a first LI stack. This stack is then contact etched, filled, and polished. A first contact stack is then formed by deposition of a doped silane oxide layer that is contact etched, filled, and polished. The method produces an ILD with a first layer of oxide etch stop, a second layer of undoped TEOS oxide, and a final layer of doped silane oxide.Type: GrantFiled: July 1, 1996Date of Patent: August 18, 1998Assignee: Advanced Micro DevicesInventor: Nick Kepler
-
Patent number: 5770260Abstract: A process capable of forming an inorganic film which can be used at a relatively large thickness equivalent to, or greater than, the thickness of an organic SOG, without being subjected to oxidation by O.sub.2 plasma treatment used in a fabrication process of a semiconductor device. Polysilazane is first coated on a base, and the resulting polysilazane film is converted to a silicon dioxide film.Type: GrantFiled: June 30, 1997Date of Patent: June 23, 1998Assignees: Fujitsu Limited, Kyushu Fujitsu Electronics LimitedInventors: Shun-ichi Fukuyama, Daitei Shin, Yuki Komatsu, Hideki Harada, Yoshihiro Nakata, Michiko Kobayashi, Yoshiyuki Okura
-
Patent number: 5767014Abstract: The invention relates to an integrated circuit device comprising (i) a substrate; (ii) metallic circuit lines positioned on the substrate and (iii) a dielectric material positioned on the circuit lines. The dielectric material comprises the reaction product of a hyperbranched polymer and organic polysilica.Type: GrantFiled: October 28, 1996Date of Patent: June 16, 1998Assignee: International Business Machines CorporationInventors: Craig Jon Hawker, James Lupton Hedrick, Robert Dennis Miller
-
Patent number: 5763018Abstract: A dielectric layer is formed on a semiconductor substrate by the steps of depositing water molecules and plasma-dissociated products of water on a dielectric layer-forming surface of a substrate according to a plasma enhanced CVD process, and forming a dielectric layer on the dielectric layer-forming surface of the substrate according to a CVD process using a silicon-containing gas and an oxidant as starting gases. Alternatively, water molecules alone may be deposited on the dielectric layer-forming surface according to a normal or reduced pressure CVD process used in placed of the above-mentioned CVD process. By this, the dielectric layer becomes so fluid that a final layer is free of any void and flat. In addition, the dielectric layer having a low concentration of hydroxyl group therein with a good quality can be formed at high productivity.Type: GrantFiled: May 29, 1996Date of Patent: June 9, 1998Assignee: Sony CorporationInventor: Junichi Sato
-
Patent number: 5744399Abstract: A process for lowering the dielectric constant of a layer on a semiconductor wafer is described. The presence of the fullerene in the composite layer changes its dielectric constant. The process forms, on the wafer, a composite layer comprising matrix-forming material and a fullerene. The fullerene may be removed from the composite layer to leave an open porous layer. Removing the fullerene may be accomplished, for example, by contacting the composite layer with a liquid which is a solvent for the fullerene but not for the insulation material or by oxidizing the fullerene. The processes and insulation layers described are particularly useful for integrated circuits.Type: GrantFiled: November 13, 1995Date of Patent: April 28, 1998Assignee: LSI Logic CorporationInventors: Michael D. Rostoker, Nicholas F. Pasch
-
Patent number: 5728630Abstract: In a semiconductor device and a method of fabrication thereof, a resin film forms an interlayer film of the semiconductor device having a multilayer interconnection structure, and is formed by only one coating using coating liquid containing silicone ladder polymers represented by the chemical formula: (HO).sub.2 (R.sub.2 Si.sub.2 O.sub.3).sub.n H.sub.2. As a result, it is possible to improve long-term reliability of electric characteristics or the like, and simplify a process.Type: GrantFiled: November 5, 1996Date of Patent: March 17, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hiroyuki Nishimura, Hiroshi Adachi, Etsushi Adachi, Shigeyuki Yamamoto, Shintaro Minami, Shigeru Harada, Toru Tajima, Kimio Hagi
-
Patent number: 5721176Abstract: A process of forming chlorine-doped silicon dioxide films on a silicon substrate comprising oxidizing said silicon substrate in the presence of a chlorine source, thereby forming said chlorine-doped silicon dioxide film on said silicon substrate, said chlorine source being oxalyl chloride.Type: GrantFiled: May 29, 1992Date of Patent: February 24, 1998Assignee: Olin CorporationInventors: Michael J. McGeary, Herman J. Boeglin
-
Patent number: 5716891Abstract: With forming an element isolation oxide layer on p-well in a thickness of 3500 .ANG., n-type MOS transistor with a gate electrode and source and drain regions are fabricated. Thereafter, an oxide layer is deposited by an atmospheric pressure chemical vapor deposition. Subsequently, with taking TEOS as material, a TEOS-BPSG layer is deposited by way of a reduced pressure chemical vapor deposition. Then, under inert atmosphere, heat treatment is performed at a temperature higher than or equal to 700.degree. C. to remove organic component in the layer. Thereafter, reflow process is performed at a temperature of approximately 900.degree. C. under nitrogen atmosphere at normal pressure. By this, the organic component in the BPSG layer formed utilizing TEOS can be removed out of the layer to improve element isolation characteristics and reduce leak current.Type: GrantFiled: August 7, 1996Date of Patent: February 10, 1998Assignee: NEC CorporationInventor: Noriyuki Kodama
-
Patent number: 5631179Abstract: Manufacture of an integrated circuit flash memory devices includes covering a semiconductor substrate with a tunnel oxide layer, a floating gate layer, an intergate dielectric layer, a control gate layer, a silicon dioxide dielectric layer over a silicon nitride layer. Then those layers over the tunnel oxide are patterned into flash memory gate electrode by etching through a source/drain mask followed by ion implanting source/drain dopant ions through the openings formed by etching. Sidewall spacers are formed followed by a dielectric layer through which source line openings are etched down to the source/drain regions. Plug openings are made down to the source/drain regions. An intermetal dielectric layer is deposited comprising PEOX/SOG/PEOX over the device. Then via openings are made over the drain plugs by etching the intermetal dielectric layer through a via mask. Next metal is deposited over the intermetal dielectric layer into the via openings extending down into contact with the drain plugs.Type: GrantFiled: August 3, 1995Date of Patent: May 20, 1997Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Hung-Cheng Sung, Ling Chen
-
Patent number: 5631174Abstract: A method for forming spacers having a prograde profile includes providing a semiconductor substrate having raised structures thereon having top and lateral surfaces. A layer of spacer material is then deposited conformably over the raised objects and the semiconductor substrate. A layer of compatible material having a lower viscosity at high temperature than the spacer material is then deposited conformably over the layer of spacer material. The layer of compatible material is then reflowed. The portions of the layer of spacer material and the layer of compatible material laterally enclosing the raised structures constitute spacers. The layer of compatible material is reflowed sufficiently to result in spacers having a prograde profile, i.e., to result in laterally outward facing surfaces of the spacers that slope laterally outward from the top surfaces of the raised objects downward.Type: GrantFiled: December 21, 1995Date of Patent: May 20, 1997Assignee: Micron Technology, Inc.Inventor: Ravi Iyer