Interleaved Patents (Class 711/127)
-
Patent number: 7321949Abstract: Disclosed is a memory device including self-ID information. The memory device has a storage unit for storing information related to the memory device, such as a manufacturing factory, a manufacturing date, a wafer number, coordinates on a wafer and the like. Each bank of the memory device stores self-ID information related to the memory device and outputs the self-ID information out of a chip when an address is applied thereto during a test mode.Type: GrantFiled: October 26, 2004Date of Patent: January 22, 2008Assignee: Hynix Semiconductor Inc.Inventor: Yong Bok An
-
Patent number: 7320053Abstract: A cache memory system may be is organized as a set of numbered banks. If two clients need to access the cache, a contention situation may be resolved by a contention resolution process. The contention resolution process may be based on relative priorities of the clients.Type: GrantFiled: October 22, 2004Date of Patent: January 15, 2008Assignee: Intel CorporationInventors: Prasoonkumar Surti, Brian Ruttenberg, Aditya Navale
-
Patent number: 7318114Abstract: In one embodiment, a system includes a plurality of memory controllers each coupled between a processor and a respective memory. Each memory controller includes a plurality of decoders. Each decoder of a given memory controller may be independently configurable to match on a respective value of a subset of address bits such as the low-order cache line address bits, for example, received in a memory request. In one specific implementation, the number of decoders included on a given memory controller may correspond to the number of ways in which the memory is interleaved.Type: GrantFiled: October 29, 2004Date of Patent: January 8, 2008Assignee: Sun Microsystems, Inc.Inventor: Robert E. Cypher
-
Patent number: 7266651Abstract: A method for in-place interleaving and de-interleaving of a memory includes, in one embodiment, generating a new address corresponding to a new location in the memory by performing a bit-wise XOR operation on a number of bits of a first portion of a current address and a number of bits of a different portion of the current address. The current address corresponds to a current location in the memory. In addition, the method includes performing a data swap on data stored at the current location with data stored at the new location.Type: GrantFiled: September 7, 2004Date of Patent: September 4, 2007Assignee: Sun Microsystems, Inc.Inventor: Robert E. Cypher
-
Patent number: 7228393Abstract: A central processor unit (CPU) accesses memory to read and write data and to read and execute program instructions. A problem arises when accessing slower Flash or electrically programmable read only memory (EPROM) with a faster CPU. A method and system has been devised which uses interleaving techniques and memory sub-sections. A memory interlace controller interfaces a faster CPU to several sub-sections of slower memory. The memory interlace controller interlaces the access of the slower memory and thus optimizing the CPU system speed.Type: GrantFiled: June 25, 2004Date of Patent: June 5, 2007Assignee: Dialog Semiconductor GmbHInventor: Thomas Aakjer
-
Patent number: 7219185Abstract: A processor having the capability to dispatch multiple parallel operations, including multiple load operations, accesses a cache which is divided into banks. Each bank supports a limited number of simultaneous read and write access operations. A bank prediction field is associated with each memory access operation. Memory access operations are selected for dispatch so that they are predicted to be non-conflicting. Preferably, the processor automatically maintains a bank predict value based on previous bank accesses, and a confirmation value indicating a degree of confidence in the bank prediction. The confirmation value is preferably an up-or-down counter which is incremented with each correct prediction and decremented with each incorrect prediction.Type: GrantFiled: April 22, 2004Date of Patent: May 15, 2007Assignee: International Business Machines CorporationInventor: David Arnold Luick
-
Patent number: 7174426Abstract: The invention relates to a method and respective system for accessing a cache memory in a computer system, wherein the cache memory is split up in at least two segments, wherein the cache memory is accessed by a plurality of competing cache memory requests via a number of commonly used input registers, wherein a cache segment model is utilized for reflecting the cache use by said competing requests, wherein cache memory requests are processed by a processing pipe and wherein each cache-request, before entering the processing pipe, is checked whether the segments of the cache memory are available at the cycle it needs, wherein said memory comprises the steps of: a) marking a segment model cell as busy with storing, if a store-request targeting to a cache segment corresponding to said model cell has received pipe access, b) blocking off from pipe access a fetch-request targeting to a segment model cell, which is marked busy with a store operation; and c) blocking off any store-request from pipe access, if atType: GrantFiled: July 22, 2004Date of Patent: February 6, 2007Assignee: International Business Machines CorporationInventor: Hanno Ulrich
-
Patent number: 7149824Abstract: One or more external control pins and/or addressing pins on a memory device are used to set one or both of a burst length and burst type of the memory device.Type: GrantFiled: July 10, 2002Date of Patent: December 12, 2006Assignee: Micron Technology, Inc.Inventor: Christopher S. Johnson
-
Patent number: 7139784Abstract: The performance of an application is improved by identifying and eliminating items with dead time-stamps and eliminating work on items with irrelevant time-stamps. An algorithm executing in each node of a task graph computes and propagates guarantees which are used to eliminate both items with dead time-stamps and irrelevant computation on dead time-stamps. A continuous garbage collector eliminates items with dead time-stamps while the node continues to process received items. Unnecessary computations are reduced by automatically discerning the interest set of downstream modules for time-stamps and feeding the interest set back to upstream modules.Type: GrantFiled: July 29, 2003Date of Patent: November 21, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Kathleen Knobe, Umakishore Ramachandran
-
Patent number: 7127547Abstract: A processor includes controller circuitry operative to control the storage of a plurality of separate linked list data structures for protocol data units received by the processor. The linked list data structures are stored in memory circuitry associated with the processor, and the memory circuitry is arranged in a plurality of banks. The plurality of banks are configured to store respective ones of the plurality of separate linked list data structures, such that each of the plurality of banks stores a corresponding one of the plurality of separate linked list data structures. The linked list data structures are accessed in an alternating manner that reduces the likelihood of access conflicts between the banks. The processor may be configured as a network processor integrated circuit to provide an interface between a network and a switch fabric in a router or switch.Type: GrantFiled: September 30, 2003Date of Patent: October 24, 2006Assignee: Agere Systems Inc.Inventor: Robert H. Utley
-
Patent number: 7117310Abstract: Systems and methods for maintaining cache coherency between a first controller and a redundant peer controller while reducing communication overhead processing involved in the coherency message exchange. Header or meta-data information is accumulated in a buffer in a first controller along with updated cache data (if any) and forwarded to the peer controller. The accumulating information may be double buffered so that a buffer is filling as a previously filled buffer is transmitting to the peer controller. The peer controller processes the received information to update its mirror cache to maintain coherency with the first controller's cache memory with respect to dirty data. The method and systems avoid the need to update cache coherency in response to every flush operation performed within the first controller to thereby improve overall system performance.Type: GrantFiled: February 18, 2004Date of Patent: October 3, 2006Assignee: LSI Logic CorporationInventors: Paresh Chatterjee, Chayan Biswas, Ragendra Mishra, Senthil Thangaraj
-
Patent number: 7114040Abstract: One embodiment disclosed relates to a method of selecting a default locality for a memory object requested by a process running on a CPU in a multiprocessor system. A determination is made as to whether the memory object comprises a shared-memory object. If the memory object comprises said shared-memory object, then the default locality is selected to be within interleaved memory in the system. If not, a further determination may be made as to whether the memory object comprises a stack-type object. If the memory object comprises said stack-type object, then the default locality may be selected to be within local memory at a same cell as the requesting CPU. If not, a further determination may be made as to whether the requesting process has threads running on multiple cells.Type: GrantFiled: March 2, 2004Date of Patent: September 26, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Michael E. Yoder
-
Patent number: 7089379Abstract: A memory system is divided into memory subsystems. Each subsystem includes a slave controller. Each slave controller is coupled to a serial link. A master controller is coupled to the slave controllers via the serial links, and the master controller is capable of initiating a memory access to a memory subsystem by communicating with the slave controller via the serial link. Each memory subsystem includes memory arrays coupled to the slave controller. Each memory array includes memory channels. Memory accesses to a memory array on a memory subsystem are interleaved by the slave controller between the memory channels, and memory accesses to a memory subsystem are striped by the slave controller between the memory arrays on the memory subsystem. Memory accesses are striped between memory subsystems by the master controller. The master controller and slave controllers communicate by sending link packets and protocol packets over the serial links.Type: GrantFiled: June 28, 2002Date of Patent: August 8, 2006Assignee: EMC CorporationInventors: Navin Sharma, Jun Ohama, Douglas Sullivan
-
Patent number: 7085887Abstract: In one embodiment, the present invention is directed to a processor that comprises an instruction pipeline for executing processor instructions wherein the processor instructions define a memory access size and a cache memory for storing cache lines in a plurality of memory banks that have a block size that is greater than the memory access size, the cache memory including mapping logic for storing contiguous groups of bits, of size equal to the memory access size, in different ones of the plurality of memory banks.Type: GrantFiled: August 21, 2003Date of Patent: August 1, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Blaine D. Gaither
-
Patent number: 7068281Abstract: Methods and apparatus for implementing a pixel page system providing pixel pages optimized for use with a GLV (grating light valve). In one implementation, a system includes: a data source, providing pixel data for pixels in a first order, each pixel in a frame having rows and columns of pixels; a data destination, receiving pixel data for pixels in a second order; at least one memory device including memory pages having memory locations; pixel data for each pixel corresponds to an entry in a pixel page, each pixel page having rows and columns and including pixels, the pixel pages optimized for use with a GLV. Pixel data is stored to memory in the first order and retrieved in the second order. And each memory page stores pixel data in multiple locations according to the first order and stores pixel data in multiple locations according to the second order.Type: GrantFiled: June 15, 2004Date of Patent: June 27, 2006Assignees: Sony Corporation, Sony Electronics Inc.Inventor: Mark Champion
-
Patent number: 7051171Abstract: A deinterleaver for performing high-speed multi-channel forward error correction using external SDRAM is provided. According to one exemplary aspect, the deinterleaver performs both read and write accesses to the SDRAM that are burst-oriented by hiding active and precharge cycles in order to achieve high data rate operations. The data bus length of the SDRAM is designed to be twice the deinterleaving symbol size thereby allowing bandwidth to be increased. The deinterleaver accesses data in the SDRAM as read blocks and write blocks. Each block includes a predetermined number of data words to be interleaved/deinterleaved. The ACTIVE command for one block is issued when a preceding block is being processed. Data in one read/write block has the same row address within the same bank of the SDRAM.Type: GrantFiled: April 11, 2003Date of Patent: May 23, 2006Assignee: BroadLogic Network Technologies, Inc.Inventors: Binfan Liu, Zhongqiang Wang, Thomas Ayers
-
Patent number: 7039762Abstract: A microprocessor, having interleaved cache and two parallel processing pipelines adapted to access all of the interleaved cache. The microprocessor comprising: a cache directory for each of the parallel processing pipelines wherein each said cache directory is split according to the interleaved cache and interleaving of the cache directory is independent of address bits used for cache interleaving.Type: GrantFiled: May 12, 2003Date of Patent: May 2, 2006Assignee: International Business Machines CorporationInventors: Jennifer A. Navarro, Chung-Lung K. Shum, Aaron Tsai
-
Patent number: 7035986Abstract: An embodiment of the invention is a processor for providing simultaneous access to the same data for a plurality of requests. The processor includes cache storage having an address sliced directory lookup structure. A same line detection unit receives a plurality of first instruction fields and a plurality of second instruction fields. The same line detection unit generates a same line signal in response to the first instruction fields and the second instruction fields. The cache storage simultaneously reads data from a single line in the cache storage in response to the same line signal.Type: GrantFiled: May 12, 2003Date of Patent: April 25, 2006Assignee: International Business Machines CorporationInventors: Mark A. Check, Jennifer A. Navarro, Chung-Lung K. Shum, Timothy J. Slegel, Aaron Tsai
-
Patent number: 6990556Abstract: An embodiment of the invention is a processor for providing simultaneous access to the same data for a plurality of requests. The processor includes cache storage having an address sliced directory lookup structure. A same doubleword detection unit receives a first instruction including a plurality of first instruction fields on a first pipe and a second instruction including a plurality of second instruction fields on a second pipe. The same doubleword detection unit generates a same doubleword signal in response to the first instruction fields and the second instruction fields. The cache storage reads data from a single doubleword in the cache storage and simultaneously provides the doubleword to the first pipe and the second pipe in response to the same doubleword signal.Type: GrantFiled: May 12, 2003Date of Patent: January 24, 2006Assignee: International Business Machines CorporationInventors: Mark A. Check, Aaron Tsai
-
Patent number: 6988170Abstract: A chip-multiprocessing system with scalable architecture, including on a single chip: a plurality of processor cores; a two-level cache hierarchy; an intra-chip switch; one or more memory controllers; a cache coherence protocol; one or more coherence protocol engines; and an interconnect subsystem. The two-level cache hierarchy includes first level and second level caches. In particular, the first level caches include a pair of instruction and data caches for, and private to, each processor core. The second level cache has a relaxed inclusion property, the second-level cache being logically shared by the plurality of processor cores. Each of the plurality of processor cores is capable of executing an instruction set of the ALPHAâ„¢ processing core. The scalable architecture of the chip-multiprocessing system is targeted at parallel commercial workloads.Type: GrantFiled: October 24, 2003Date of Patent: January 17, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Luiz Andre Barroso, Kourosh Gharachorloo, Andreas Nowatzyk
-
Patent number: 6986000Abstract: A signal record reproduction device 1 of the invention comprises a microcomputer 12 and a memory 17. A series of data blocks are divided into a plurality of items of element data. The element data is interleaved and stored to the memory 17. A memory incorporated in the microcomputer 12 stores a table and a function expression for deriving address data representing an address to store each element data in memory regions positioned sufficiently apart one another in address space.Type: GrantFiled: March 26, 2001Date of Patent: January 10, 2006Assignee: Sanyo Electric Co., Ltd.Inventor: Tomohiro Yamada
-
Patent number: 6957310Abstract: Counter control section 101 increments a row number and column number on a two-dimensional array for a block interleave expressed by a matrix two-dimensional array, outputs the incremented numbers as the read address values, bit inversion apparatus 102 performs bit inversion using the read address values as inputs, column conversion section 103 outputs the address values corresponding to the bit inversion output values and the column numbers from counter control section 101 as the column conversion values, shift register 104 bit-shifts the output values of bit inversion apparatus 102 and outputs as the address offset values, adder 106 adds up the address offset values and column conversion values and size comparison section 106 compares the addition value with the interleave size and outputs data which is not greater than the interleave size as address values.Type: GrantFiled: October 6, 2000Date of Patent: October 18, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tetsuya Ikeda, Ryutaro Yamanaka
-
Patent number: 6954832Abstract: Interleaver for iterative decoder. A memory management scheme allows for single plane/single port memory devices to be used by the interleaver. The design is adaptable to soft-in soft-out (SISO) decoders that perform iterative decoding. The interleaver may be implemented within communication devices that implement two distinct SISOs that operate cooperatively or within communication devices that employ a single SISO (in a recycled embodiment) that functionally performs the analogous decoding operations that would be performed by the two distinct SISO implementation. The use of single plane/single port memory devices by the interleaver allows for a great deal of savings from many perspectives: the sizes of the required interleaver memory and the interleaver pattern memory are both cut in half using this approach, and a cost savings may also be realized, in that, cheaper, slower memories may be used since each respective interleaver memory is read only every other cycle.Type: GrantFiled: March 8, 2003Date of Patent: October 11, 2005Assignee: Broadcom CorporationInventors: Hiroshi Suzuki, Stephen Edward Krafft
-
Patent number: 6941438Abstract: Memory interleaving includes providing a non-power of two number of channels in a computing system and interleaving memory access among the channels.Type: GrantFiled: January 10, 2003Date of Patent: September 6, 2005Assignee: Intel CorporationInventors: Gilbert Wolrich, Mark B. Rosenbluth
-
Patent number: 6938129Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules.Type: GrantFiled: December 31, 2001Date of Patent: August 30, 2005Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 6915385Abstract: An apparatus and method for unaligned cache reads is implemented. Data signals on a system bus are remapped into a cache line wherein a plurality of data values to be read from the cache are output in a group-wise fashion. The remapping defines a grouping of the data values in the cache line. A multiplexer is coupled to each group of storage units containing the data values, wherein a multiplexer input is coupled to each storage unit in the corresponding group. A logic array coupled to each MUX generates a control signal for selecting the data value output from each MUX. The control signal is generated in response to the read address which is decoded by each logic array.Type: GrantFiled: July 30, 1999Date of Patent: July 5, 2005Assignee: International Business Machines CorporationInventors: Terry Lee Leasure, George Mcneil Lattimore, Robert Anthony Ross, Jr., Gus Wai Yan Yeung
-
Patent number: 6901492Abstract: An electronic device may include a source memory device partitioned into N elementary source memories for storing a sequence of input data sets, and a processor clocked by a clock signal and having N outputs for producing, per cycle of the clock signal, N output data sets respectively associated with the N input data sets stored in the N elementary source memories at respective source addresses. The electronic device may also include N single port target memories, N interleaving tables including, for each relative source address, the number of a target memory and the respective target address thereof, N cells connected in a ring structure. Further, each cell may also be connected between an output of the processor, an interleaving table, and a target memory.Type: GrantFiled: December 20, 2002Date of Patent: May 31, 2005Assignees: STMicroelectronics N.V., STMicroelectronics SAInventors: Friedbert Berens, Michael J. Thul, Franck Gilbert, Norbert Wehn
-
Patent number: 6850241Abstract: Methods and apparatus for implementing a pixel page system providing swapped pixel pages for use with a GLV (grating light valve).Type: GrantFiled: February 15, 2002Date of Patent: February 1, 2005Assignees: Sony Corporation, Sony Electronics Inc.Inventor: Mark Champion
-
Patent number: 6848023Abstract: The present invention relates to a cache directory configuration method and an information processing device that implements the same. In an embodiment of this invention, each cache directory is divided up into a plurality of units that can be operated in a parallel manner. A plurality of search requests can be processed by each cache directory concurrently. Thus this embodiment allows the hardware requirements for the cache directory to be restricted while providing cache directory search performance higher than that of the conventional technology.Type: GrantFiled: December 19, 2000Date of Patent: January 25, 2005Assignee: Hitachi, Ltd.Inventor: Yasuhiro Teramoto
-
Patent number: 6832294Abstract: An n-way interleaved set-associative external cache utilizes standard burst memory devices such as DDR (double data rate) memory devices. The interleaved set-associative cache organization scheme is designed to fully utilize burst efficiencies during snoop and invalidation operations. Cache lines are interleaved in such a way that a first burst transfer from the cache to the cache controller brings in a plurality of tags. The contents of the memory level device locations associated with each tag are stored in an alternating pattern in contiguous memory locations.Type: GrantFiled: April 22, 2002Date of Patent: December 14, 2004Assignee: Sun Microsystems, Inc.Inventors: Thomas M. Wicki, Koen R. C. Bennebroek
-
Publication number: 20040230745Abstract: A microprocessor, having interleaved cache and two parallel processing pipelines adapted to access all of the interleaved cache. The microprocessor comprising: a cache directory for each of the parallel processing pipelines wherein each said cache directory is split according to the interleaved cache and interleaving of the cache directory is independent of address bits used for cache interleaving.Type: ApplicationFiled: May 12, 2003Publication date: November 18, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jennifer A. Navarro, Chung-Lung K. Shum, Aaron Tsai
-
Publication number: 20040181630Abstract: New devices having horizontally-disposed nanofabric articles and methods of making same are described. A discrete electromechanical device includes a structure having an electrically-conductive trace. A defined patch of nanotube fabric is disposed in spaced relation to the trace; and the defined patch of nanotube fabric is electromechanically deflectable between a first and second state. In the first state, the nanotube article is in spaced relation relative to the trace, and in the second state the nanotube article is in contact with the trace. A low resistance signal path is in electrical communication with the defined patch of nanofabric. Under certain embodiments, the structure includes a defined gap into which the electrically conductive trace is disposed. The defined gap has a defined width, and the defined patch of nanotube fabric spans the gap and has a longitudinal extent that is slightly longer than the defined width of the gap.Type: ApplicationFiled: February 11, 2004Publication date: September 16, 2004Applicant: Nantero, Inc.Inventors: Venkatachalam C. Jaiprakash, Jonathan W. Ward, Thomas Rueckes, Brent M. Segal
-
Patent number: 6791557Abstract: Methods and apparatus for storing data using two-dimensional arrays mapped to memory locations.Type: GrantFiled: January 16, 2002Date of Patent: September 14, 2004Assignees: Sony Corporation, Sony Electronics Inc.Inventor: Mark Champion
-
Patent number: 6668308Abstract: A chip-multiprocessing system with scalable architecture, including on a single chip: a plurality of processor cores; a two-level cache hierarchy; an intra-chip switch; one or more memory controllers; a cache coherence protocol; one or more coherence protocol engines; and an interconnect subsystem. The two-level cache hierarchy includes first level and second level caches. In particular, the first level caches include a pair of instruction and data caches for, and private to, each processor core. The second level cache has a relaxed inclusion property, the second-level cache being logically shared by the plurality of processor cores. Each of the plurality of processor cores is capable of executing an instruction set of the ALPHA™ processing core. The scalable architecture of the chip-multiprocessing system is targeted at parallel commercial workloads.Type: GrantFiled: June 8, 2001Date of Patent: December 23, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Luiz Andre Barroso, Kourosh Gharachorloo, Andreas Nowatzyk
-
Patent number: 6628539Abstract: A multi-entry register file cell includes multiple memory elements. A value stored in each of the multiple memory elements may be individually read from the register file cell in response to asserting a single word line.Type: GrantFiled: May 31, 2001Date of Patent: September 30, 2003Assignee: Intel CorporationInventors: Sudarshan Kumar, Gaurav G. Mehta, Sadhana Madhyastha, Jiann-Cherng Lan
-
Patent number: 6622217Abstract: The present invention relates generally to a protocol engine for use in a multiprocessor computer system. The protocol engine, which implements a cache coherence protocol, includes a clock signal generator for generating signals denoting interleaved even clock periods and odd clock periods, a memory transaction state array for storing entries, each denoting the state of a respective memory transaction, and processing logic. The memory transactions are divided into even and odd transactions whose states are stored in distinct sets of entries in the memory transaction state array. The processing logic has interleaving circuitry for processing during even clock periods the even memory transactions and for processing during odd clock periods the odd memory transactions.Type: GrantFiled: June 11, 2001Date of Patent: September 16, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Kourosh Gharachorloo, Luiz A. Barroso, Mosur K. Ravishankar, Robert J Stets, Jr., Andreas Nowatzyk
-
Patent number: 6594728Abstract: A two-way cache memory having multiplexed outputs and alternating ways is disclosed. Multiplexed outputs enable the cache memory to be more densely packed and implemented with fewer sense amplifiers. Alternating ways enable two distinct cache access patterns. According to a first access pattern, two doublewords in the same way may be accessed simultaneously. Such access facilities the leading of data into main memory. According to a second access pattern, two doublewords in the same location but in different ways may be accessed simultaneously. Such access facilitates the loading a particular word into a register file.Type: GrantFiled: March 7, 1997Date of Patent: July 15, 2003Assignee: MIPS Technologies, Inc.Inventor: Kenneth C. Yeager
-
Patent number: 6591345Abstract: A system and method is disclosed that reduces intrabank conflicts and ensures maximum bandwidth on accesses to strided vectors in a bank-interleaved cache memory. The computer system contains a processor including a vector execution unit, scalar processor unit, cache controller and bank-interleaved cache memory. The vector execution unit retrieves strided vectors of data and instructions stored in the bank-interleaved cache memory in a plurality of cache banks such that intrabank conflicts are reduced. Given a stride S of a vector, the strided vectors of data and instructions stored in the bank-interleaved cache memory are retrieved by determining R and T using the equation S=2T*R. If T<=W, W defining a cache bank 2W words wide, then, for 0<=i<2(W−T), 0<=j<2P, and 0<=k<2N, words addressed i+2(W−T+N)j+2(W−T)k are accessed on the same cycle.Type: GrantFiled: November 28, 2000Date of Patent: July 8, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: Andre C. Seznec
-
Patent number: 6549210Abstract: The invention provides a method of generating cache indexes that reduces the likelihood that adjacent addresses will map to the same cache regions. The hashing process is optimized to be sensitive to small changes in the input data so that similar sets of input data will preferably not result in the same or even similar output data. Memory accesses of the sort performed when rendering graphical images may involve numerous accesses to relatively similar memory locations Therefore, hashing of the index values that determine where the information from the memory locations will be stored while that information is in cache decreases the likelihood of similar memory locations being stored at the same cache location. Consequently, cache efficiency and performance is improved.Type: GrantFiled: February 3, 1999Date of Patent: April 15, 2003Assignee: ATI Technologies Inc.Inventors: Timothy Van Hook, Anthony P. DeLaurier
-
Patent number: 6523080Abstract: A shared bus non-sequential data ordering method and apparatus are provided. A maximum bus width value and a minimum transfer value are identified. A minimum number of sub-transfers is identified responsive to the identified maximum bus width value and the minimum transfer value. A bus unit having a maximum number of chips to receive and/or send data receives data in a predefined order during multiple sub-transfers. During each data sub-transfer, a corresponding predefined word is transferred to each chip of the bus unit.Type: GrantFiled: January 27, 1998Date of Patent: February 18, 2003Assignee: International Business Machines CorporationInventors: Herman Lee Blackmon, Robert Allen Drehmel, Lyle Edwin Grosbach, Kent Harold Haselhorst, David John Krolak, James Anthony Marcella, Peder James Paulson
-
Patent number: 6496910Abstract: A method for loading instruction codes to a first memory and linking said instruction codes is proposed, whereby at least one instruction code has as parameter an address which during a loading step is not determined. This address-parametered instruction code has assigned thereto an address place. A relocation information is loaded which during a linking step effects that the address becomes determined using a starting address and a relative address offset. The then determined address is put at the address place. During the loading step, directly after loading each address-parametered instruction code with its address place, the relocation information is loaded and the address is determined in the linking step.Type: GrantFiled: June 4, 1999Date of Patent: December 17, 2002Assignee: International Business Machines CorporationInventors: Michael Baentsch, Peter Buhler, Thomas Eirich, Frank Hoering, Marcus Oestreicher
-
Patent number: 6480943Abstract: A method provides for interleaved access of a contiguous logical address space formed by a plurality of memories having respective overlapping address spaces. The memories are organized into memory segments, memory segments of equal size from different memories arranged or organized into interleave groups. An initial largest interleave group is selected and a corresponding first interleave entry is generated in a table. The interleave entry maps a corresponding initial logical address space into each of the memory segments corresponding to the first interleave group. A total memory size included thus far in the table is calculated and successive next larger groups that are integer divisors of the total memory, i.e., the partial sums formed by groups selected thus far. These steps are repeated until all of the contiguous logical address space has been mapped onto the memories.Type: GrantFiled: April 29, 2000Date of Patent: November 12, 2002Assignee: Hewlett-Packard CompanyInventors: Robert C. Douglas, Kent A. Dickey
-
Patent number: 6446157Abstract: The inventive mechanism determines whether memory source and destination addresses map to the same or nearly the same cache address. If they map to different addresses, then loads and stores are ordered so that loads to one cache bank are performed on the same clock cycles as the stores to another cache bank. After a group of loads and stores are completed, then load and store operations for each bank are switched. If the source and destination addresses map to nearly the same cache address and if the source address is prior to the destination address, then a group of cache lines is loaded into registers and stored to memory without any interleaving of other loads and stores. If the source and destination addresses map to the same cache location, then an initial load of data into registers is performed. After that, additional loads are interleaved with non-cache conflicting stores to move new values into memory. Thus, loads and stores to matching cache addresses are separated by time.Type: GrantFiled: September 20, 1999Date of Patent: September 3, 2002Assignee: Hewlett-Packard CompanyInventors: Patrick McGehearty, Kevin R. Wadleigh, Aaron Potler
-
Publication number: 20020116567Abstract: A cache structure, organized in terms of cache lines, for use with variable length bundles of instructions (syllables), comprising: a first cache bank that is organized in columns and rows; a second cache bank that is organized in columns and rows; logic for defining said cache line into a sequence of equal sized segments, and mapping alternate segments in said sequence of segments to the columns in said cache banks such that said first bank holds even segments and said second bank holds odd segments; logic for storing bundles across at most a first column in said first cache bank and a sequentially adjacent column in said second cache bank; and logic for accessing bundles stored in the first and second cache banks.Type: ApplicationFiled: December 15, 2000Publication date: August 22, 2002Inventor: Gary L Vondran
-
Publication number: 20020091900Abstract: An interleaver is disclosed for a turbo encoder in an UMTS. The interleaver includes a register for updating and registering a plurality of parameters for setting an operating condition of the interleaver; a controller for generating a control signal for controlling an operation of the system by receiving the operating condition from the register; an address calculator for generating a finally interleaved address using an inter-row permutation pattern T(j), an intra-row permutation pattern increment arrangement value incr(j) and an intra-row permutation basic sequence s(i), provided from the register according to the control signal generated by the controller; and a data storage for sequentially storing data input to the turbo encoder and outputting data corresponding to the address generated by the address calculator.Type: ApplicationFiled: August 31, 2001Publication date: July 11, 2002Applicant: SAMSUNG ELECTRONICS CO. LTD.Inventor: Sung-Chul Han
-
Patent number: 6414904Abstract: A memory system, which can improve the operation speed of a data bus and is suitable for widening bandwidth by extending the width of the data bus, and memory modules used for the memory system are provided. In the memory system, data buses of a first channel and data buses of a second channel are extended from a memory controller and are arranged on the left and right of a common control and address bus, respectively. Memory modules of a first group are loaded in the data buses of the first channel and memory modules of a second group are loaded in the data buses of the second channel. Also, in the memory system, the memory modules share the common control and address bus positioned in the center. Also, the memory modules are arranged so that some parts of the memory modules overlap each other and that the memory modules of the first group and the memory modules of the second group cross each other.Type: GrantFiled: February 6, 2001Date of Patent: July 2, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-se So, Myun-joo Park, Sang-won Lee
-
Patent number: 6412039Abstract: A cross memory bank, cross memory page data accessing and controlling unit that provides more efficient transfer of data between a CPU and a memory cluster is described. The data accessing and controlling unit comprises a CPU interface circuit and a memory controlling circuit. When the CPU submits consecutive data access requests to the CPU interface circuit for accessing memory, addresses of the requested data do not necessarily lie in the same memory bank or the same memory page of the memory cluster. If the requested data lie on a different page or a different bank, the CPU interface circuit sends out cross-bank or cross-page signals to the memory controlling circuit in addition to the internal data request signal. Therefore, the required page in the memory bank can be opened in advance. Consequently, time for memory access is shortened and overall efficiency of the system can be improved.Type: GrantFiled: September 10, 1999Date of Patent: June 25, 2002Assignee: Via Technologies, Inc.Inventor: Nai-Shung Chang
-
Patent number: 6405286Abstract: A method and apparatus determines interleaving schemes in a computer system that supports multiple interleaving schemes. In one embodiment, a memory interleaving scheme lookup table is used to assign memory interleaving schemes based on the number of available bank bits. In another embodiment, the percentage of concurrent memory operations is increased by assigning memory interleaving schemes to bank bits based on the classification of bank bits. The present invention supports a memory organization that provides separate memory busses that support independent simultaneous memory transactions, and memory bus segments that allow memory read operations to be overlapped with memory write operations, with each memory bus segment capable of carrying single memory operation at any given time.Type: GrantFiled: July 19, 2001Date of Patent: June 11, 2002Assignee: Hewlett-Packard CompanyInventors: Anurag Gupta, Amil Kabil
-
Patent number: 6401177Abstract: A memory system has a plurality of memory banks, performs interleaving between the memory banks, and structures a memory by dividing into a plurality of memory blocks which are independently operable. The memory system includes a first address conversion table and a second address conversion table. The first address conversion table is referred by an Operating System and is controllable by dividing an absolute address space into each unit memory capacity. The second address conversion table designates the memory bank and the memory block so that the memory bank and the memory block are commonly used between memory units which forms the interleaving to each other on the basis of an output value of the first address conversion table and the number of the interleaving.Type: GrantFiled: April 28, 1999Date of Patent: June 4, 2002Assignee: NEC CorporationInventor: Takeshi Koike
-
Patent number: 6381676Abstract: A method and apparatus which provides a cache management policy for use with a cache memory for a multi-threaded processor. The cache memory is partitioned among a set of threads of the multi-threaded processor. When a cache miss occurs, a replacement line is selected in a partition of the cache memory which is allocated to the particular thread from which the access causing the cache miss originated, thereby preventing pollution to partitions belonging to other threads.Type: GrantFiled: December 7, 2000Date of Patent: April 30, 2002Assignee: Hewlett-Packard CompanyInventors: Robert Aglietti, Rajiv Gupta