Read-modify-write (rmw) Patents (Class 711/155)
-
Patent number: 8879370Abstract: An optical disk apparatus which conducts overwriting of data on a rewritable optical disk or conducts write-once recording of data on a write-once optical disk includes a control unit for receiving a recording command which specifies a recording area and orders recording and receiving transfer data, and a collation unit for collating existing data on the optical disk with the transfer data. Upon reception of the recording command and the transfer data by the control unit, the existing data is collated with the transfer data by the collation unit, and overwrite recording of data in places where the transfer data is different from the existing data is conducted on the rewritable optical disk, or data in places where the transfer data is different from the existing data is recorded in an unrecorded area of the write-once optical disk.Type: GrantFiled: February 16, 2012Date of Patent: November 4, 2014Assignees: Hitachi Consumer Electronics Co., Ltd., Hitachi-LG Data Storage, Inc.Inventor: Masayuki Kobayashi
-
Patent number: 8874934Abstract: Disclosed is an operating method of a non-volatile memory device which comprises randomizing data to store the randomized data; erasing the randomized data; and outputting erase data according to information of a flag cell of the non-volatile memory device at a read operation.Type: GrantFiled: February 24, 2010Date of Patent: October 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Hoon Park, Sung Soo Lee
-
Publication number: 20140317399Abstract: A storage device for use with a computer is disclosed. The storage device includes a processor communicably connected to a computer through a computer interface and a system interface. The computer interface enables communications exclusively between the processor and the computer, while the system interface enables to processor to manage one or more hardware components of the computer. A network interface is also included to enable the processor to communicate over a network with select file servers to the exclusion of other file servers. A storage means is communicably connected to the processor and includes first and second designated storage sections. The processor has read-write access to both storage sections, while the computer has read-only access to the first storage section and read-write access to the second storage section. A removable media storage component is also communicably connected to the processor.Type: ApplicationFiled: July 1, 2014Publication date: October 23, 2014Inventor: Keicy CHUNG
-
Patent number: 8868854Abstract: Various embodiments of the present invention provide systems and methods for handling out of order reporting in a storage device.Type: GrantFiled: December 15, 2011Date of Patent: October 21, 2014Assignee: LSI CorporationInventors: Shaohua Yang, Yang Han, Fan Zhang, Xuebin Wu
-
Patent number: 8862800Abstract: A dispersed storage (DS) unit includes a processing module and a plurality of hard drives. The processing module is operable to maintain states for at least some of the plurality of hard drives. The processing module is further operable to receive a memory access request regarding an encoded data slice and identify a hard drive of the plurality of hard drives based on the memory access request. The processing module is further operable to determine a state of the hard drive. When the hard drive is in a read state and the memory access request is a write request, the processing module is operable to queue the write request, change from the read state to a write state in accordance with a state transition process, and, when in the write state, perform the write request to store the encoded data slice in the hard drive.Type: GrantFiled: June 21, 2012Date of Patent: October 14, 2014Assignee: Cleversafe, Inc.Inventors: Jason K. Resch, S. Christopher Gladwin
-
Patent number: 8850137Abstract: A memory device and related techniques are provided to modify data stored in the memory device without the need to send the data to an external device. A command is received at the memory device to modify data stored at a memory location in a memory array of the memory device. The command includes a value to be used for modifying the data. The memory device reads data from the memory location. The data read from the memory location is modified with modify circuit in the memory device based on the value obtained form the command to produce results data. The results data produced by the modify circuit is written back to the memory location. Since the memory device does not need to send the data read from the memory array off-chip to another device, referred to herein as a host device, to update the data, the input/output bandwidth of the bandwidth is substantially reduced, allowing for lower power memory device operation and reduced latency.Type: GrantFiled: October 11, 2010Date of Patent: September 30, 2014Assignee: Cisco Technology, Inc.Inventors: Shadab Nazar, Mainak Sen, Wing L. Ho, Ananda Shah
-
Patent number: 8850129Abstract: A system and computer implemented method for storing of data in the memory of a computer system in order at a fast rate is provided. The method includes launching a first store to memory. A wait counter is initiated. A second store to memory is speculatively launched when the wait counter expires. The second store to memory is cancelled when the second store achieves coherency prior to the first store to memory.Type: GrantFiled: June 24, 2010Date of Patent: September 30, 2014Assignee: International Business Machines CorporationInventors: Norbert Hagspiel, Matthias Klein, Ulrich Mayer, Robert J. Sonnelitter, III, Gary E. Strait, Hanno Ulrich
-
Patent number: 8843801Abstract: The present invention provides a write circuit, a read circuit, a memory buffer and a memory module. The write circuit includes: a data collecting unit, a first check unit, a data restoring unit, a first check data generating unit, a first adjusting unit and a write unit; the read circuit includes: a data read unit, a second check unit, an output data generating unit, a second check data generating unit, a second adjusting unit and an output unit; the memory buffer includes the write circuit and the read circuit; the memory module includes the memory buffer and multiple memory chips connected to the memory buffer.Type: GrantFiled: August 8, 2011Date of Patent: September 23, 2014Assignee: Montage Technology (Shanghai) Co., Ltd.Inventors: Qingjiang Ma, Haiyang Li
-
Publication number: 20140281176Abstract: Systems and processes may be used to retrieve metadata from a nonvolatile memory of a portable device and transmit the retrieved metadata to an external host. Metadata may be analyzed using the external host and/or at least a portion of the metadata may be modified based on the analysis. Modified metadata may be transmitted from the external host to a memory controller of the host.Type: ApplicationFiled: May 30, 2014Publication date: September 18, 2014Applicant: Apple Inc.Inventors: Michael J. Cornwell, Christopher P. Dudte, Nir Jacob Wakrat
-
Patent number: 8839074Abstract: Methods and devices for recovering data stored in a non-volatile storage device are provided. Data may be recovered for memory cells associated with a word line that cannot be read using ECC that was calculated based on the data stored on that word line. This allows recovery for situations such as a word line shorting to the substrate or two adjacent word lines shorting together. When programming memory cells associated with a group of word lines, parity bits may be calculated and stored in memory cells associated with an additional word line in the memory device. When reading memory cells associated with one of the word lines in the group, an otherwise unrecoverable error may occur. By knowing which word line is defective, its data may be recovered using the parity bits and the data of all of the other word lines in the group.Type: GrantFiled: September 13, 2012Date of Patent: September 16, 2014Assignee: SanDisk Technologies Inc.Inventor: Eugene Tam
-
Publication number: 20140258648Abstract: Overwriting part of compressed data without decompressing on-disk compressed data is includes by receiving a write request for a block of data in a compression group from a client, wherein the compression group comprises a group of data blocks that is compressed, wherein the block of data is uncompressed. The storage server partially overwrites the compression group, wherein the compression group remains compressed while the partial overwriting is performed. The storage server determines whether the partially overwritten compression group including the uncompressed block of data should be compressed. The storage server defers compression of the partially overwritten compression group if the partially overwritten compression group should not be compressed. The storage server compresses the partially overwritten compression group if the partially overwritten compression group should be compressed.Type: ApplicationFiled: May 23, 2014Publication date: September 11, 2014Applicant: NetApp, Inc.Inventors: Sandeep Yadav, Rickard E. Faith, Subramaniam Periyagaram, Blake Lewis, Ashish Prakash
-
Patent number: 8832660Abstract: In an embodiment, a data processing system comprises a storage system coupled to a unit under test comprising a heap memory, a static memory and a stack; second logic operable to perform: detecting one or more changes in a first state of the heap memory and the static memory; storing, in the storage system, as a state point of the unit under test, the one or more changes in the first state of the heap memory and the static memory; third logic operable to perform: receiving a request to change the memory under test to a particular state point; in response to the request, loading the particular state point from the storage system and applying the particular state point to the heap memory and the static memory to result in changing the heap memory and the static memory to a second state that is substantially equivalent to the first state.Type: GrantFiled: December 7, 2011Date of Patent: September 9, 2014Assignee: CA, Inc.Inventors: Jonathan Lindo, Jeffrey Daudel, Arpad Jakab, Suman Cherukuri
-
Publication number: 20140237198Abstract: A method reduces a cycle time of an individual memory module to an effective cycle time shorter than the cycle time using a plurality of memory modules having a circular sequence. The method includes initiating a set of read operations on different memory modules of the plurality of memory modules in the circular sequence from a first read operation initiated on a first module of the plurality of memory modules to a last read operation initiated on the second module. After initiating each read operation of the set of read operations on a particular memory module of the plurality of memory modules and prior to initiating a next read operation in the set of read operations, the method initiates a set of write operations to write a same value to all of the plurality of memory modules in the circular sequence beginning one memory module after the particular memory module.Type: ApplicationFiled: February 20, 2013Publication date: August 21, 2014Applicant: Spirent Communications, Inc.Inventors: Craig Fujikami, Jocelyn Kunimitsu
-
Patent number: 8812798Abstract: A disk drive receives a request to write at least one block of a first block size, wherein the disk drive is configured to store blocks of a second block size that is larger in size than the first block size, and wherein the disk drive stores via emulation a plurality of emulated blocks of the first block size in each block of the second block size. The disk drive generates a read error, in response to reading a selected block of the second block size in which the at least block of the first block size is to be written via the emulation. The disk drive performs a destructive write of selected emulated blocks of the first block size that caused the read error to be generated. The disk drive writes the at least one block of the first block size in the selected block of the second block size. The disk drive sends a notification to indicate the performing of the destructive write.Type: GrantFiled: August 18, 2011Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Michael T. Benhase, Andrew B. McNeill, Jr.
-
Patent number: 8812766Abstract: File mapping and converting for dynamic disk personalization for multiple platforms are provided. A volatile file operation is detected in a first platform. The file supported by the first platform. A determination is made that the file is sharable with a second platform. The volatile operation is performed on the file in the first platform and the modified file is converted to a second file supported by the second platform. The modified file and second file are stored in a personalized disk for a user. The personalized disk is used to modify base images for VMs of the user when the user accesses the first platform or second platform. The modified file is available within the first platform and the second file is available within the second platform.Type: GrantFiled: August 29, 2011Date of Patent: August 19, 2014Assignee: Novell, Inc.Inventors: Nathaniel Brent Kranendonk, Jason Allen Sabin, Lloyd Leon Burch, Jeremy Ray Brown, Kal A. Larsen, Michael John Jorgensen
-
Publication number: 20140229688Abstract: A storage control device including an area control unit, an attribute control unit, and an access control unit. The area control unit determines one or more valid areas for each type of areas included in respective storage areas stored in two or more storage devices to generate a virtual storage having the valid areas as a storage area. The attribute control unit selects, as speed information of the virtual storage, a lowest value of minimum guaranteed speeds in reading and writing which are included among respective pieces of attribute information stored in the two or more storage devices, with reference to the respective pieces of the attribute information. The access control unit transmits information regarding the storage area of the virtual storage and the speed information to a host device that reads and writes data from/to the virtual storage.Type: ApplicationFiled: February 10, 2014Publication date: August 14, 2014Applicant: PANASONIC CORPORATIONInventor: Masayuki TOYAMA
-
Patent number: 8806153Abstract: A cache within a computer system receives a partial write request and identifies a cache hit of a cache line. The cache line corresponds to the partial write request and includes existing data. In turn, the cache receives partial write data and merges the partial write data with the existing data into the cache line. In one embodiment, the existing data is “modified” or “dirty.” In another embodiment, the existing data is “shared.” In this embodiment, the cache changes the state of the cache line to indicate the storing of the partial write data into the cache line.Type: GrantFiled: February 22, 2011Date of Patent: August 12, 2014Assignee: International Business Machines CorporationInventors: Robert H. Bell, Jr., Herman Dietrich Dierks, Hong Lam Hua, Mysore Sathyanarayana Srinivas
-
Patent number: 8803898Abstract: A windowing display using deferred drawing commands operates by processing the drawing commands that write to a tile 22 of a frame buffer 30 to form one or more new pixel values are stored within a tile memory 40. Dirty pixel data indicative of which pixels within the tile memory are dirty pixels storing new pixel values and which pixels within the tile memory are clean pixels not storing new pixel values is also formed. In dependence upon the dirty pixel data, the new pixel value stored within the tile memory are written to the frame buffer memory. Pixels stored within the frame buffer memory corresponding to clean pixels within the tile memory remain unaltered as they are not written.Type: GrantFiled: December 17, 2009Date of Patent: August 12, 2014Assignee: ARM LimitedInventors: David Robert Shreiner, Ian Victor Devereux, Edvard Sørg{dot over (a)}rd, Thomas Jeremy Olson
-
Patent number: 8788778Abstract: A data storage system implements garbage collection based on the inactivity level of stored data. In one embodiment, the inactivity level of data stored in regions of a data storage system is taken into account when prioritizing regions for garbage collection. Inactivity level of memory regions can be compared to an inactivity threshold. The threshold can be adjusted during operation of the data storage system. Garbage collection can be delayed until data stored in a particular region is unlikely to be updated. Write amplification associated with garbage collection is reduced, and improved performance is attained.Type: GrantFiled: June 4, 2012Date of Patent: July 22, 2014Assignee: Western Digital Technologies, Inc.Inventor: William B. Boyle
-
Publication number: 20140201476Abstract: Techniques for reacting to events in a switch module. Embodiments provide a plurality of predefined load/store operations stored in a first memory buffer of the switch module. An execution buffer capable of storing load/store operations within the switch module is also provided. Responsive to detecting that a first predefined event has occurred, embodiments copy the plurality of predefined load/store operations from the first memory buffer to the execution buffer for execution. Upon detecting the plurality of predefined load/store operations within the execution buffer, the plurality of predefined load/store operations within the execution buffer are executed.Type: ApplicationFiled: January 15, 2013Publication date: July 17, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph A. Kirscht, Bruce M. Walk
-
Publication number: 20140195717Abstract: A method for providing for write once read many (WORM) times from at least some addresses of a storage drive that is otherwise manufactured for multiple writes to individual addresses. In at least one embodiment, a WORM area(s) is defined by a START_LBA and an END_LBA and the method uses a HWM_LBA to determine whether a LBA in the WORM area has been written to previously and to prevent previously written to LBA(s) in the WORM area from being rewritten. In at least one embodiment where there are multiple WORM areas, each WORM area has its own respective START_LBA, END_LBA and HWM_LBA.Type: ApplicationFiled: March 15, 2013Publication date: July 10, 2014Applicant: GREENTEC-USA, INC.Inventors: Stephen E. Petruzzo, Richard E. Detore
-
Patent number: 8775747Abstract: A method and system for performing byte-writes are described, where byte-writes involve writing only particular bytes of a multiple byte write operation. Embodiments include mask data that indicates which bytes are to be written in a byte-write operation. No dedicated mask pin(s) or dedicated mask line(s) are used. In one embodiment, the mask data is transmitted on data lines and store in response to a write_mask command. In one embodiment, the mask data is transmitted as part of the write command.Type: GrantFiled: March 19, 2013Date of Patent: July 8, 2014Assignee: ATI Technologies ULCInventors: Joseph D. Macri, Stephen Morein, Ming-Ju E. Lee, Lin Chen
-
Publication number: 20140189265Abstract: Methods, integrated circuit devices, and fabrication processes relating to synchronization of master and local timestamp counters (TSCs) are described. One method includes sending, to a memory bus, in response to an event that desynchronizes a master and a local TSC, a bus-lock command to perform atomic reading from a first memory location and atomic writing to a second memory location; reading a master timestamp from the master TSC via the first memory location; writing a local timestamp to the local TSC via the second memory location, to synchronize the local TSC with the master TSC; and sending, to the memory bus, a bus-unlock command; wherein the master TSC is memory mapped to the first memory location and the local TSC is memory mapped to the second memory location.Type: ApplicationFiled: December 31, 2012Publication date: July 3, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Paul Kitchin, William Walker
-
Publication number: 20140189266Abstract: Computer readable media, methods and apparatuses are disclosed that may be configured for sequentially reading data of a file stored on a storage medium. The disclosure also provides for alternating transferring of fixed size portions of the file data to a first buffer and a second buffer, alternating processing of data blocks of the fixed sized portions in parallel from the first and second buffers by a plurality of processing threads, and outputting the processed data blocks.Type: ApplicationFiled: December 23, 2013Publication date: July 3, 2014Applicant: COMCAST CABLE COMMUNICATIONS, LLCInventor: Niraj K. Sharma
-
Patent number: 8762682Abstract: A data storage apparatus includes a command processor that receives write commands and data blocks from a host, the write commands comprising block ID's (BID) corresponding to data blocks; storage resources including semiconductor memory and mass storage; a data manager that selects storage resources and allocates selected resources to block ID's; a translation table to map a storage resource to the allocated block ID, and storage resources that are selected after receipt of the write command. A method is further provided for increasing performance in a storage device comprising a plurality of storage resources, transferring data to a storage resource that is available to transfer the data.Type: GrantFiled: July 2, 2010Date of Patent: June 24, 2014Assignee: Western Digital Technologies, Inc.Inventor: Curtis E. Stevens
-
Patent number: 8745102Abstract: Methods and systems are disclosed for distributed storage systems. For example, a device can receive a read request for a first file, where the read request is generated by a host device. The read request is configured to access a file on the host device. The device can access mappings to identify a first mapping. The device can identify a first file on a mobile device based on the first mapping. The device can access the first file, where the accessing uses the first mapping. The device can access the first file by communicating with the mobile device to read the first file. The device can then return the first file.Type: GrantFiled: July 10, 2012Date of Patent: June 3, 2014Assignee: PLAiR Media, Inc.Inventors: Syed Saadullah Hussain, Todd Steven Wheeler
-
Publication number: 20140129785Abstract: Secure erase of files and unallocated sectors on storage media such that any previous data is non-recoverable. The database contains sets of data patterns used to overwrite the data on different physical media. The software programs manage the overwriting process automatically when a file has been deleted. When de-allocated sectors in the file system are pruned from a file or escaped the file deletion process also finds them. Data will never be found on deleted sectors or on pruned sectors is overwritten.Type: ApplicationFiled: January 6, 2014Publication date: May 8, 2014Applicant: CMS PRODUCTS INC.Inventors: Randell Deetz, Gary William Streuter, Kenneth Burke, James Sedin
-
Publication number: 20140122814Abstract: Apparatuses and methods for performing memory operations are described. An example apparatus includes a memory operation controller. The memory operation controller is configured to receive memory instructions and decode the same to provide internal signals for performing memory operations for the memory instructions. The memory operation controller is further configured to provide information indicative of a time for a variable latency period of a memory instruction during the variable latency period. In an example method, a write instruction and an address to which write data is to be written is received at a memory and an acknowledgement indicative of an end of a variable latency period for the write instruction is provided. After waiting a variable bus turnaround after the acknowledgement, write data for the write instruction is received.Type: ApplicationFiled: March 15, 2013Publication date: May 1, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: Graziano Mirichigni, Corrado Villa, Luca Porzio, Chee Weng Tan, Sebastien Lemarie, Andre Klindworth
-
Publication number: 20140108749Abstract: In one of the storage control apparatuses in the remote copy system which performs asynchronous remote copy between the storage control apparatuses, virtual logical volumes complying with Thin Provisioning are adopted as journal volumes to which journals are written. The controller in the one of the storage control apparatuses assigns a smaller actual area based on the storage apparatus than in case of assignment to the entire area of the journal volume, and adds a journal to the assigned actual area. If a new journal cannot be added, the controller performs wraparound, that is, overwrites the oldest journal in the assigned actual area by the new journal.Type: ApplicationFiled: December 17, 2013Publication date: April 17, 2014Applicant: HITACHI, LTD.Inventors: Takamasa SATO, Katsuhiro OKUMOTO
-
Patent number: 8694740Abstract: A counters array system comprises a memory device having a plurality of addressable memory locations for storing counter-values; a plurality of delta-counter devices. Each delta-counter device is operable to hold a maximum delta-value corresponding to a maximum number of occurrences of an event during a time duration between two counter scans controlled by a scan control unit. Each delta-counter device has an input connected to receive a signal from an event source corresponding to an occurrence of the event, and an output connected to provide a delta-value representing an accumulated number of occurrences of the event to a delta-count update circuit. The delta-count update circuit is connected to the memory device and the counter scan control unit, and being arranged to receive the delta-value and an address of a corresponding counter-value, read the counter-value from the memory device, and provide an updated counter-value incremented by the delta-value to the memory device.Type: GrantFiled: November 6, 2009Date of Patent: April 8, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Gil Moran, Adi Katz
-
Patent number: 8683116Abstract: A method of executing reading instruction to read host data from a flash memory device is provided. The method initiates with receiving from a host device a read instruction to read host data from an array of NAND flash memory cells grouped into separately-readable device pages, the host data being a portion of device data that is stored in a device page. The host data is parsed from device data, and the parsed host data is sent to the host device.Type: GrantFiled: September 14, 2012Date of Patent: March 25, 2014Assignee: SanDisk Technologies, Inc.Inventors: Shahar Bar-Or, Alon Marcu, Ori Stern, Dan Inbar
-
Publication number: 20140075135Abstract: A semiconductor memory device performs a modified read operation or a modified write operation. The semiconductor memory device includes a memory cell array, a read circuit, and a write circuit. The semiconductor memory device further includes an operation unit performing an operation on read data obtained by the read circuit according to operation assignment information applied through an address line to reduce memory access time when entering a modified read mode. In addition, the semiconductor memory device may optionally manage a normal read mode and the modified read mode and allow operation result data output from the operation unit to be written by the write circuit in the modified read mode.Type: ApplicationFiled: August 14, 2013Publication date: March 13, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: HYOJIN CHOI, CHULWOO PARK, UKSONG KANG, HAKSOO YU
-
Publication number: 20140068203Abstract: A memory system includes a memory device and a memory controller. The memory device includes a plurality of memory cells. The memory controller is configured to continuously perform a plurality of write commands on the memory device between an active command and a precharge command. In the memory system, when after a first write operation having a last write command of the plurality of write commands is performed and then the precharge command is issued, the last write command is issued for a second write operation after the precharge command. The first write operation and the second write operation write a same data to memory cells of plurality of memory cells having a same address.Type: ApplicationFiled: August 29, 2013Publication date: March 6, 2014Inventors: JONG PIL SON, CHUL WOO PARK, HAK SOO YU, HONG SUN HWANG
-
Publication number: 20140059301Abstract: Techniques are described for increasing data access performance for a memory device. In various embodiments, a scheduler/controller is configured to manage data as it read to or written from a memory. Read or write access is increased by partitioning a memory into a group of sub-blocks, associating a parity block with the sub-blocks, and accessing the sub-blocks to read data as needed. Write access is increased by including a latency cache that stores data associated with a read command. Once a read-modify write command is received, the data stored in the data cache is used to update the parity block. In a memory without a parity block, write access is increased by adding one or more spare memory blocks to provide additional memory locations for performing write operations to the same memory block in parallel.Type: ApplicationFiled: August 23, 2012Publication date: February 27, 2014Applicant: Cisco Technology, Inc.Inventor: Ramprasad Nagaraja RAO
-
Patent number: 8661193Abstract: A disk drive is disclosed comprising a disk having a host addressable area and a reserved area, an exception table stored in the reserved area, a head actuated radially over the disk to write data to the disk, and control circuitry coupled to the head. The control circuitry receives a first command from the host to write first host data into a first physical sector on the disk, wherein the first host data comprises an amount of data less than a full storage capacity of the first physical sector. The control circuitry detects an uncorrectable error while reading the first physical sector during read-modify-write operation, and indicates in the exception table that the first physical sector is a partial sector including valid and invalid logical block addresses (LBAs).Type: GrantFiled: December 3, 2010Date of Patent: February 25, 2014Assignee: Western Digital Technologies, Inc.Inventors: Bret E. Cobos, Sang Huynh
-
Patent number: 8645796Abstract: Dynamic pipeline cache error correction includes receiving a request to perform an operation that requires a storage cache slot, the storage cache slot residing in a cache. The dynamic pipeline cache error correction also includes accessing the storage cache slot, determining a cache hit for the storage cache slot, identifying and correcting any correctable soft errors associated with the storage cache slot. The dynamic cache error correction further includes updating the cache with results of corrected data.Type: GrantFiled: June 24, 2010Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Ekaterina M. Ambroladze, Michael Fee, Edward T. Gerchman, Arthur J. O'Neill, Jr.
-
Publication number: 20140025906Abstract: The invention provides a method for controlling writing of data to a data storage card having a device controller and a storage medium. Particularly, the device controller receives a meta data synchronization disable command and in response, enters a first mode. In the first mode, the device controller does not synchronize meta data related to a data write request to write the data to the storage medium, leaving corresponding unsynchronized meta data. The device controller receives a data write request to write the data, and in response, effects the data write request such that the data is written to the storage medium. However, the meta data related to the data write request is not synchronized to the storage medium. Other aspects provide a corresponding device controller and software/firmware.Type: ApplicationFiled: February 23, 2012Publication date: January 23, 2014Applicant: ST-ERICSSON SAInventor: Saugata Das Purkayastha
-
Patent number: 8635407Abstract: A storage device is provided for direct memory access. A controller of the storage device performs a mapping of a window of memory addresses to a logical block addressing (LBA) range of the storage device. Responsive to receiving from a host a write request specifying a write address within the window of memory addresses, the controller initializes a first memory buffer in the storage device and associates the first memory buffer with a first address range within the window of memory addresses such that the write address of the request is within the first address range. The controller writes to the first memory buffer based on the write address. Responsive to the buffer being full, the controller persists contents of the first memory buffer to the storage device using logical block addressing based on the mapping.Type: GrantFiled: September 30, 2011Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Lee D. Cleveland, Andrew D. Walls
-
Publication number: 20140013041Abstract: A controller for an arrangement of memory devices may issue a write command without waiting for the receipt of a previously issued read command. An addressed memory device may read data out onto the data bus according to a read command while, simultaneously, writing data according to a write command received subsequent to the read command.Type: ApplicationFiled: August 8, 2013Publication date: January 9, 2014Applicant: Mosaid Technologies IncorporatedInventor: Peter B. GILLINGHAM
-
Patent number: 8624916Abstract: One embodiment of the invention sets forth a CROP configured to perform both color raster operations and atomic transactions. Upon receiving an atomic transaction, the distribution unit within the CROP transmits a read request to the L2 cache for retrieving the destination operand. The distribution unit also transmits the source operands and the operation code to the latency buffer for storage until the destination operand is retrieved from the L2 cache. The processing pipeline transmits the operation code, the source and destination operands and an atomic flag to the blend unit for processing. The blend unit performs the atomic transaction on the source and destination operands based on the operation code and returns the result of the atomic transaction to the processing pipeline for storage in the internal cache. The processing pipeline writes the result of the atomic transaction to the L2 cache for storage at the memory location associated with the atomic transaction.Type: GrantFiled: April 1, 2013Date of Patent: January 7, 2014Assignee: Nvidia CorporationInventors: Narayan Kulshrestha, Adam Paul Dreyer, Chad D. Walker, Rui M. Bastos
-
Publication number: 20140006730Abstract: A device can include a controller interface having at least one controller data output configured to output read data, and at least one controller data input configured to receive write data; and a memory device interface having a write data output configured to transmit the write data on rising and falling edges of a periodic signal, and a read data input configured to receive the read data at a same transmission rate as the write data.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Suhail Zain, Helmut Puchner, Walt Anderson, Karthik Navalpakam
-
Publication number: 20140006710Abstract: According to one embodiment, a non-transitory medium, a controller, a memory, an extension function section, and an extension register. The controller controls the non-transitory medium. The memory which is serving as a work area is connected to the controller. The extension function section is controlled by the controller. The extension register which is provided on the memory is provided with a certain block length capable of defining an extension function of the extension function section. The controller processes a first command to write header data of a command to operate the extension function section to the extension function section through the extension register, and a second command to read header data of a response from the extension function section through the extension register.Type: ApplicationFiled: July 27, 2012Publication date: January 2, 2014Inventors: Shinichi MATSUKAWA, Akihisa FUJIMOTO
-
Publication number: 20140006731Abstract: A framework for performing transformations of logical storage volumes in software is provided. This framework interposes on various operations that can be performed on a logical storage volume, such as input/output (IO) operations, via one or more filters, which may be implemented by an appliance that is inserted into the data path of the operations issued to the logical storage volume.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: VMWARE, INC.Inventors: Derek ULUSKI, Nagendra TOMAR, Gourav SAKARGAYAN, Satyam B. VAGHANI
-
Patent number: 8621163Abstract: According to an embodiment a management apparatus includes: a stream storage configured to store a stream constituted by a plurality of pages; a trace information storage configured to store trace information in each stream, a receiving unit configured to receive a request to write the pages constituting the stream; and a management unit. The management unit refers to the trace information; writes the page into the stream storage when the write rule indicates that the page is to be written in the stream storage; writes the page into the temporary storage when the write rule indicates that the page is to be written in the temporary storage; and writes the page that has been written in the temporary storage into the stream storage in units of extents at a predetermined timing.Type: GrantFiled: March 5, 2012Date of Patent: December 31, 2013Assignees: Kabushiki Kaisha Toshiba, Toshiba Solutions CorporationInventor: Masakazu Hattori
-
Patent number: 8621325Abstract: A packet switching system includes a forwarding processing unit determining a destination of an input packet by analyzing the input packet and outputting it as an output packet, the forwarding processing unit comprises an ingress interface card checking if the input packet has a sequential cyclic number and an egress interface card creating a sequential cyclic number and assigning it to the output packet.Type: GrantFiled: November 17, 2009Date of Patent: December 31, 2013Assignee: Fujitsu LimitedInventor: Kanta Yamamoto
-
Publication number: 20130339637Abstract: There is provided a memory control apparatus including: a pre-read processing section reading pre-read data from a data area to be written to before a write process in a predetermined data area of a memory cell array; a conversion determination section which, upon selectively allowing the pre-read data to transition to either a first conversion candidate or a second conversion candidate of the write data to be written in the write process, generates a determination result for selecting either of the candidates based on the larger of two values of which one is the number of bits transitioning from the first value to the second value and of which the other is the number of bits transitioning from the second value to the first value; and a conversion control section selecting either of the candidates in accordance with the determination result.Type: ApplicationFiled: April 30, 2013Publication date: December 19, 2013Applicant: SONY CORPORATIONInventors: Ken Ishii, Keiichi Tsutsui, Yasushi Fujinami, Kenichi Nakanishi, Naohiro Adachi, Hideaki Okubo, Tatsuo Shinbashi
-
Publication number: 20130326165Abstract: Embodiments of the present invention relate to a method and system for performing a memory copy. In one embodiment of the present invention, there is provided a method for performing memory copy, including: decoding a memory copy instruction into at least one microcode in response to receipt of the memory copy instruction, transforming the at least one microcode into a ReadWrite Command for each of the at least one microcode, and notifying a memory controller to execute the ReadWrite Command, wherein the ReadWrite Command is executed by the memory controller and comprises at least a physical source address, a physical destination address and a ReadWrite length that are associated with the ReadWrite Command. In another embodiment of the present invention, there is provided a system for performing a memory copy.Type: ApplicationFiled: March 26, 2013Publication date: December 5, 2013Applicant: International Business Machines CorporationInventors: Xiao T. Chang, Fei Chen, Kun Wang, Wen X. Wang, Yu Zhang, Wei Wang
-
Patent number: 8589638Abstract: A memory controller includes a comparison circuitry configured to compare the barrier context value of each write request to be issued to the memory with the barrier context values of at least some pending read requests, the pending read requests being requests received at the memory controller but not yet issued to the memory and, in response to detecting at least one of the pending read requests with an earlier barrier context value identifying a barrier transaction that has a corresponding barrier transaction in the stream of requests on the write channel that is earlier in the stream of requests than the write request, stalling the write request until the at least one pending read request has been performed; and, in response to detecting no pending read requests with the earlier barrier context value, issuing the write request to the memory.Type: GrantFiled: July 19, 2011Date of Patent: November 19, 2013Assignee: ARM LimitedInventors: Michael Andrew Campbell, Peter Andrew Riocreux
-
Patent number: 8583880Abstract: A method for secure data reading and a data handling system is provided. The method protects the data reading from fault attacks by repeating read request in an interleaved manner, in particular the method comprises the steps of (M200) dispatching a first read request; (M400) dispatching a second read request; (M600) dispatching a further first read request; and (M1000-a) producing an anomaly signal if a first result produced by the memory in response to the first read request does not agree with a further first result produced by the memory in response to the further first read request.Type: GrantFiled: April 29, 2009Date of Patent: November 12, 2013Assignee: NXP B.V.Inventors: Mathias Wagner, Ralf Malzahn
-
Patent number: 8578086Abstract: Link initialization techniques to decouple the read training from the write training. Read training may be accomplished in a robust manner before write training is performed. These techniques may provide significantly improved link initialization times. A user-programmable register within a dynamic random access memory (DRAM) module may be utilized by the decoupled read training and write training processes. The decoupling may result in shorter and more robust training segments that may support faster training and/or increased link speeds.Type: GrantFiled: September 25, 2009Date of Patent: November 5, 2013Assignee: Intel CorporationInventors: Santanu Chaudhuri, Klaus Ruff