For Multiple Memory Modules (e.g., Banks, Interleaved Memory) Patents (Class 711/5)
-
Patent number: 7783827Abstract: The data processor enhances the bus throughput or data throughput of an external memory, when there are frequent continuous reads with a smaller data size than the data bus width of the external memory. The data processor includes a memory control unit being capable of controlling in response to a clock an external memory having plural banks that are individually independently controllable, plural buses connected to the memory control unit, and circuit modules capable of commanding memory accesses, which are provided in correspondence with each of the buses. The memory control unit contains bank caches each corresponding to the banks of the external memory.Type: GrantFiled: March 24, 2009Date of Patent: August 24, 2010Assignee: Renesas Technology Corp.Inventors: Fumie Katsuki, Takanobu Naruse, Chiaki Fujii
-
Patent number: 7784057Abstract: A method and apparatus are provided for operating a processor. The method comprising the steps of providing a single call stack for execution of a plurality of tasks that operate on the processor, parallelly operating the plurality of tasks and allowing a context switch from a first task to a second task of the plurality of tasks, but only when operation of the first task is blocked.Type: GrantFiled: August 27, 2004Date of Patent: August 24, 2010Assignee: Intel CorporationInventors: Mark Davis, Sundeep R. Peechu
-
Patent number: 7783627Abstract: An apparatus and method retrieves a database record from an in-memory database of a parallel computer system using a unique key. The parallel computer system performs a simultaneous search on each node of the computer system using the unique key and then utilizes a global combining network to combine the results from the searches of each node to efficiently and quickly search the entire database.Type: GrantFiled: July 30, 2007Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Charles Jens Archer, Amanda Peters, Gary Ross Ricard, Albert Sidelnik, Brian Edward Smith
-
Patent number: 7779198Abstract: An interleaved addressing technique for addressing a plurality of memory banks (12, 72) uses a plurality of abbreviated interleaves (0, 1, . . . 2B?1) each addressing more than one and less than all of the memory banks. The interleaves are offset (S) from each adjacent other as to address all of the memory banks equally. An intelligent memory bank for use with interleaved memories storing plural vectors comprises setup apparatus (96) receives an initial address (B+C+V+NMSK) and spacing data (D) for each vector. Addressing logic (90) associates a memory cell select (C) to each initial and subsequent address of each of the plurality of vectors. Cell select apparatus (98) accesses a memory cell (in 92) using a memory cell select (C) associated to a respective one of the initial and successive addresses of each vector.Type: GrantFiled: November 21, 2005Date of Patent: August 17, 2010Assignee: Efficient Memory TechnologyInventor: Maurice L. Hutson
-
Publication number: 20100205346Abstract: An instruction set for a microcontroller with a data memory divided into a plurality of memory banks wherein the data memory has more than one memory bank of the plurality of memory banks that form a block of linear data memory to which no special function registers are mapped, a bank select register which is not mapped to the data memory for selecting a memory bank, and with an indirect access register mapped to at least one memory bank, wherein the instruction set includes a plurality of instructions operable to directly address all memory locations within a selected bank, at least one instruction that provides access to the bank select register, and at least one instruction performing an indirect address to the data memory using the indirect access register.Type: ApplicationFiled: February 8, 2010Publication date: August 12, 2010Inventors: Zeke R. Lundstrum, Vivien Delport, Sean Steedman, Joseph Julicher
-
Publication number: 20100205345Abstract: A microcontroller has a data memory divided into a plurality of memory banks, an address multiplexer for providing an address to the data memory, an instruction register providing a first partial address to a first input of the address multiplexer, a bank select register which is not mapped to the data memory for providing a second partial address to a the first input of the address multiplexer, and a plurality of special function registers mapped to the data memory, wherein the plurality of special function registers comprises an indirect access register coupled with a second input of the address multiplexer, and wherein the data memory comprises more than one memory bank of the plurality of memory banks that form a block of linear data memory to which no special function registers are mapped.Type: ApplicationFiled: February 8, 2010Publication date: August 12, 2010Inventors: Zeke R. Lundstrum, Vivien Delport, Sean Steedman, Joseph Julicher
-
Patent number: 7774535Abstract: According to one embodiment, a first memory device is configured to receive write data from a controller and transmit read data to the controller via a first data pin included in the first memory device. The second memory device is configured to receive write data from the controller and transmit read data to the controller via a second data pin included in the second memory device. A redelivery module within the first memory device is configured to receive an address and a command output from the controller via a predetermined signal line, and output the address and the command to the second memory device via remaining first data pin.Type: GrantFiled: April 22, 2009Date of Patent: August 10, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Nobutaka Nakamura
-
Publication number: 20100191894Abstract: A communications architecture utilizes modules arranged in a daisy-chain, each module supporting multiple input and output ports. Point-to-point links are arranged so that a first output link of each of multiple modules connects to the next module in the chain, and a second output link connects to a module after it, and inputs arranged similarly, so that any single module can be by-passed in the event of malfunction. Multiple chains may be cross-linked and/or serviced by hubs or chains of hubs. Preferably, the redundant links are used in a non-degraded operating mode to provide higher bandwidth and/or reduced latency of communication. The exemplary embodiment is a memory subsystem in which the modules are buffered memory chips.Type: ApplicationFiled: January 29, 2009Publication date: July 29, 2010Applicant: International Business Machines CorporationInventors: Gerald Keith Bartley, Darryl John Becker, John Michael Borkenhagen, Philip Raymond Germann, William Paul Hovis, Mark Owen Maxson
-
Patent number: 7752398Abstract: An N-port memory architecture is disclosed that stores multi-dimensional arrays so that: (1) N contiguous elements in a row can be accessed without blocking, (2) N contiguous elements in a column can be accessed without blocking, (3) some N-element two-dimensional sub-arrays can be accessed without blocking, and (4) all N/2-element two-dimensional sub-arrays can be accessed without blocking. Second, the architecture has been modified so that the above can happen and that any element can be accessed on any data port. The architecture is particularly advantageous for loading and unloading data into the vector registers of a single-instruction, multiple-data processor, such as that used for video decoding.Type: GrantFiled: May 23, 2006Date of Patent: July 6, 2010Assignee: LSI CorporationInventor: Robert Louis Caulk
-
Patent number: 7752249Abstract: A memory-based Fast Fourier Transform device is provided, which adopts single-port random access memory (RAM), rather than dual-port RAM, as a storage, and the circuit area of the FFT device is therefore reduced. In order to enhance the access efficiency of the memory and the use efficiency of a processor, the transformer adopts a modified in-place conflict-free addressing to achieve similar performance of a traditional Fast Fourier Transform device.Type: GrantFiled: August 30, 2005Date of Patent: July 6, 2010Assignee: Industrial Technology Research InstituteInventor: Chi-Li Yu
-
Patent number: 7752379Abstract: Managing write-to-read turnarounds in an early read after write memory system is presented. Memory controller logic identifies a write operation's bank set, allows a different bank set read operation to issue prior to the write operation's completion, and allows a same bank set read operation to issue once the write operation completes. The memory controller includes operation counter logic, operation selection logic, operation acceptance logic, command formatting logic, and memory interface logic. The operation counter logic receives new-operation-related signals from the operation acceptance logic and, in turn, provides signals to the operation selection logic and the operation acceptance logic as to when to issue a read operation that corresponds to either an even DRAM bank or an odd DRAM bank.Type: GrantFiled: January 6, 2009Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventors: Mark David Bellows, Paul Allen Ganfield, Kent Harold Haselhorst, Ryan Abel Heckendorf, Tolga Ozguner
-
Patent number: 7752364Abstract: A system controller communicates with devices in a serial interconnection. The system controller sends a read command, a device address identifying a target device in the serial interconnection and a memory location. The target device responds to the read command to read data in the location identified by the memory location. Read data is provided as an output signal that is transmitted from a last device in the serial interconnection to a data receiver of the controller. The data receiver establishes acquisition instants relating to clocks in consideration of a total flow-through latency in the serial interconnection. Where each device has a clock synchronizer, a propagated clock signal through the serial interconnection is used for establishing the acquisition instants. The read data is latched in response to the established acquisition instants in consideration of the flow-through latency, valid data is latched in the data receiver.Type: GrantFiled: November 19, 2007Date of Patent: July 6, 2010Assignee: Mosaid Technologies IncorporatedInventors: HakJune Oh, Hong Beom Pyeon, Jin-Ki Kim
-
Publication number: 20100161874Abstract: A memory system having a memory controller plus one or more registered memory modules, each registered memory module having a bank of memory chips and an associated register. A pre-register address/command bus connects the memory controller with the associated register. Each registered memory module has a post-register command/address bus that connects the memory chips in parallel with the associated register. The post-register command/address bus terminates with termination resistors that are connected to a voltage level that is approximately half of the supply voltage level. The memory controller provides chip select signals to the associated register of the registered memory modules. The associated registers, however, switch command/address signals to the memory chips independent of the chip select signals.Type: ApplicationFiled: February 18, 2009Publication date: June 24, 2010Applicant: Texas Instruments Deutschland GmbHInventor: Siva RaghuRam Chennupati
-
Patent number: 7739448Abstract: This invention is a system and method for managing one or more data storage networks using a new architecture. A method for handling logical to physical mapping is included in one embodiment with the new architecture. A method for handling errors is included in another embodiment with the new architecture.Type: GrantFiled: March 15, 2007Date of Patent: June 15, 2010Assignee: EMC CorporationInventors: Fernando Oliveira, Bradford B. Glade, Jeffrey A. Brown, Peter J. McCann, David Harvey, James A. Wentworth, III, Walter M. Caritj, Matthew Waxman, Lee W. VanTine
-
Patent number: 7739423Abstract: A network device for processing packets. The network device includes a CPU processing module for transmitting information between at least one memory location on the network device and an external CPU memory location. The CPU processing module includes a first engine for performing bulk transfer of information from the at least one memory location on the network device to the external CPU memory location, wherein all entries of the at least one memory location on the network device are transferred to the external CPU memory location, and a second engine for performing bulk transfer of information from the external CPU memory location to at least one memory location on the switching chip, wherein a plurality of entries from the external CPU memory location is transferred to the memory locations on the switching chip. The second engine uses a bit received from a CPU to determine how entries will be added in the at least one memory location on the switching chip.Type: GrantFiled: March 18, 2005Date of Patent: June 15, 2010Assignee: Broadcom CorporationInventors: Vamsi Tatapudi, Shashi S. Math
-
Patent number: 7734865Abstract: A storage system using flash memories includes a storage controller and plural flash memory modules as storage media. Each flash memory module includes at least one flash memory chip and a memory controller for leveling erase counts of blocks belonging to the flash memory chip. The storage controller combines the plural flash memory modules into a first logical group, translates a first address used for accessing the flash memory modules belonging to the first logical group to a second address used for handling the first address in the storage controller, and combines the plural first logical groups into a second logical group.Type: GrantFiled: July 2, 2008Date of Patent: June 8, 2010Assignee: Hitachi, Ltd.Inventors: Katsuya Tanaka, Kentaro Shimada
-
Publication number: 20100138587Abstract: A bank select device has a plurality of addressable locations and a plurality of storage locations correlated to each other so that each storage location is correlated to plural addressable locations and each addressable location is correlated to one storage location. Each storage location contains a respective bank select. The addressable locations and storage locations are grouped into interleave patterns such that, for each pattern, there are Q storage locations and 2A addressable locations arranged in L sequential loops each containing Q sequentially addressable locations and a remainder loop containing R sequentially addressable locations, where L·Q+R=2A. A shunt defines a non-zero offset for each interleave so that each interleave commences with a different bank select and a complete rotation of all of the interleaves addresses each of the memory banks an equal number of times. The shunt (S) may be selected as mod(2A,Q), ?Q+mod(2A,Q), ±1 or ±prime to , where ?<S<+.Type: ApplicationFiled: February 2, 2010Publication date: June 3, 2010Applicant: Efficient Memory TechnologyInventor: Maurice L. Hutson
-
Patent number: 7730254Abstract: A memory buffer for an FB-DIMM having a first input/output interface for communicating with a memory controller at a first payload data rate and a second input/output interface for communicating with memory packages at a second payload data rate, wherein a relation of the first payload data rate to the second payload data is greater than 10.Type: GrantFiled: July 31, 2007Date of Patent: June 1, 2010Assignee: Qimonda AGInventor: Gerhard Risse
-
Patent number: 7730268Abstract: A disclosed circuit includes circuitry for coupling to a volatile memory, circuitry for coupling to a nonvolatile NAND flash memory, and circuitry that: (i) receives a volatile memory request from a processor and satisfies the volatile memory request by accessing the volatile memory, and (ii) receives a nonvolatile NOR flash memory read request from the processor and satisfies the NOR read request by accessing both the NAND flash memory and the volatile memory. The circuit may also include circuitry that receives a volatile memory request from another processor and satisfies the volatile memory request from the other processor by accessing the volatile memory, and circuitry that receives a NAND flash memory read request from the other processor and satisfies the NAND read request by accessing the NAND flash memory. Multiprocessor systems including the circuit are described, as is a method for satisfying a NOR flash memory read request.Type: GrantFiled: August 18, 2006Date of Patent: June 1, 2010Assignee: Cypress Semiconductor CorporationInventors: Dinesh Maheshwari, Dinesh Ramanathan, Alakesh Chetia, Hervé Letourneur, Donald W. Smith, Manoj Gujral
-
Patent number: 7725641Abstract: A memory may be configured to rearrange and store data to enable a conflict free mode for a memory access pattern required by a coder-decoder(codec) and configured to output a plurality of data from a plurality of banks of the memory in parallel. In addition, a data interconnection unit is configured to shift the plurality of data output from the memory and provide the shifted data to a plurality of operation units as input data. The operation result from each of the plurality of operation units is stored in a region of the memory.Type: GrantFiled: June 1, 2007Date of Patent: May 25, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Gi-Ho Park, Shin-Dug Kim, Jung-Wook Park, Jun-Kyu Park, Sung-Bae Park
-
Patent number: 7721066Abstract: In one embodiment, an apparatus comprises a queue comprising a plurality of entries and a control unit coupled to the queue. The control unit is configured to allocate a first queue entry to a store memory operation, and is configured to write a first even offset, a first even mask, a first odd offset, and a first odd mask corresponding to the store memory operation to the first entry. A group of contiguous memory locations are logically divided into alternately-addressed even and odd byte ranges. A given store memory operation writes at most one even byte range and one adjacent odd byte range. The first even offset identifies a first even byte range that is potentially written by the store memory operation, and the first odd offset identifies a first odd byte range that is potentially written by the store memory operation.Type: GrantFiled: June 5, 2007Date of Patent: May 18, 2010Assignee: Apple Inc.Inventors: Tse-yu Yeh, Daniel C. Murray, Po-Yung Chang, Anup S. Mehta
-
Patent number: 7721130Abstract: An apparatus being connectable as a latch stage into a asynchronous latch chain comprises a reception interface, wherein upon receipt of the first signal at the reception interface, the apparatus switches to one of the first power saving mode and a second power saving mode, depending on the second signal at the reception interface and wherein the apparatus offers a first power consumption and a first wake-up time in the first power saving mode, and a second power consumption and a second wake-up time in the second power saving mode.Type: GrantFiled: November 27, 2006Date of Patent: May 18, 2010Assignee: Qimonda AGInventors: Edoardo Prete, Hans-Peter Trost, Anthony Sanders, Dirk Scheideler, Georg Braun, Steve Wood, Richard Johannes Luyken
-
Patent number: 7721011Abstract: A reordering command queue for reordering memory accesses in a computer system. The reordering command queue may reduce the power that is typically used up in computer systems when performing accesses to main memory by improving the scheduling of memory accesses with a pattern that is optimized for power and which has no (or negligible) impacting on performance. During a compare operation, the address corresponding to the command stored in each of one or more current storage locations of the reordering command queue may be compared to the address corresponding to the command stored in an adjacent storage location to determine whether the commands are in a desired order. In response to one or more of the commands not being in the desired order, a reordering operation may be performed, which may reorder each of the one or more commands from a current storage location to the adjacent storage location.Type: GrantFiled: May 9, 2005Date of Patent: May 18, 2010Assignee: Oracle America, Inc.Inventor: Massimo Sutera
-
Patent number: 7716392Abstract: A computer system includes a CPU (Central Processing Unit) and a main storage interconnected by a bus to the CPU. The I/O module for transferring received data and data to be transmitted to and from an external unit is directly connected to the main storage, which stores the received data or the transmission data, so that data transfer can be effected every minimum data cycle that allows an access to a memory macro included in the main storage. This accomplishes high-speed data transfer based on DMA (Direct Memory Access) transfer over the bus.Type: GrantFiled: July 12, 2005Date of Patent: May 11, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Toru Kobayashi
-
Patent number: 7707388Abstract: In one embodiment, a serial processor is configured to execute software instructions in a software program in serial. A serial memory is configured to store data for use by the serial processor in executing the software instructions in serial. A plurality of parallel processors are configured to execute software instructions in the software program in parallel. A plurality of partitioned memory modules are provided and configured to store data for use by the plurality of parallel processors in executing software instructions in parallel. Accordingly, a processor/memory structure is provided that allows serial programs to use quick local serial memories and parallel programs to use partitioned parallel memories. The system may switch between a serial mode and a parallel mode. The system may incorporate pre-fetching commands of several varieties.Type: GrantFiled: November 29, 2006Date of Patent: April 27, 2010Assignee: XMTT Inc.Inventor: Uzi Vishkin
-
Patent number: 7707351Abstract: A storage system that may include one or more memory devices, a memory interface device corresponding to one or more of the memory devices, which are organized in sections, and a section controller. In this system, a data request for the data may be received over a communications path by a section controller. The section controller determines the addresses in the memory devices storing the requested data, transfers these addresses to those memory devices storing the requested data, and transfers an identifier to the memory interface device. The memory device, in response, reads the data and transfers the data to its corresponding memory interface device. The memory interface device then adds to the data the identifier it received from the section controller and forwards the requested bits towards their destination, such that the data need not pass through the section controller.Type: GrantFiled: October 31, 2002Date of Patent: April 27, 2010Assignee: Ring Technology Enterprises of Texas, LLCInventors: Melvin James Bullen, Steven Louis Dodd, William Thomas Lynch, David James Herbison
-
Patent number: 7707363Abstract: An N-port memory architecture is disclosed that stores multi-dimensional arrays so that: (1) N contiguous elements in a row can be accessed without blocking, (2) N contiguous elements in a column can be accessed without blocking, (3) some N-element two-dimensional sub-arrays can be accessed without blocking, and (4) all N/2-element two-dimensional sub-arrays can be accessed without blocking. Second, the architecture has been modified so that the above can happen and that any element can be accessed on any data port. The architecture is particularly advantageous for loading and unloading data into the vector registers of a single-instruction, multiple-data processor, such as that used for video decoding.Type: GrantFiled: May 23, 2006Date of Patent: April 27, 2010Assignee: LSI CorporationInventor: Robert Louis Caulk
-
Patent number: 7707355Abstract: A system includes a memory controller adapted to output address signals, command signals and select signals; a plurality of memory modules; and a plurality of buses each corresponding to one of the memory modules. Each bus is adapted to transmit corresponding ones of the address signals, the command signals, and the select signals to the corresponding memory module. Each of the memory modules includes: a plurality of memory devices; and a register adapted to receive and buffer the corresponding command and address signals transmitted to the memory module, and adapted to transmit the buffered command signal to the memory devices which are to be accessed, in response to the corresponding select signal for accessing the memory devices.Type: GrantFiled: October 31, 2006Date of Patent: April 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-yang Lee
-
Patent number: 7707366Abstract: Improved efficiency of address/data communication over a memory bus. A memory-control device is located between a processor 30 and memory ranks 40a, 40b and controls access to the memory ranks 40a, 40b. A memory-management unit 10 receives and buffers access request from the processor 30 to memory ranks 40a, 40b, and issues access request to a rank-management unit 20 based on scheduling for memory management. A rank-management unit 20 connects the memory ranks 40a, 40b, receives and buffers access request from the memory-management unit 10, and gives access request to a specified memory rank based on scheduling for rank management.Type: GrantFiled: December 29, 2006Date of Patent: April 27, 2010Assignee: Elpida Memory, Inc.Inventor: Fumitake Tagawa
-
Publication number: 20100100661Abstract: An apparatus and method for a processor-memory unit for use in system-in-package (SiP) and system-in-package (SiP) integrated circuit devices. The apparatus includes a processing module, a memory module and a programmable system module. The programmable system module is configured to function as an interface between the memory module and the processing module, or as an interface between the memory module and a testing device. The invention facilitates integration and testing of processor-memory units including functional components having different communication protocols.Type: ApplicationFiled: December 23, 2009Publication date: April 22, 2010Applicant: RAMBUS INC.Inventors: Adrian E. Ong, Naresh Baliga
-
Patent number: 7702880Abstract: Methods and apparatus for allowing different mapping implementations, including a many-to-one logical to physical block mapping, to be used within a memory system are disclosed. According to one aspect of the present invention, a method for mapping a plurality of logical blocks to a physical block includes identifying a first logical block meets at least one criterion. The method also includes identifying a second logical block which is substantially complementary to the first logical block, and providing contents associated with the first logical block and contents associated with the second logical block to the physical block.Type: GrantFiled: December 28, 2006Date of Patent: April 20, 2010Assignee: SanDisk CorporationInventors: Robert C. Chang, Bahman Qawami, Farshid Sabet-Sharghi
-
Patent number: 7702883Abstract: A variable-width memory may comprise multiple memory banks from which data may be selectively read in such a way that overall memory access requirements may be reduced, which may result in associated reduction in power consumption.Type: GrantFiled: May 5, 2005Date of Patent: April 20, 2010Assignee: Intel CorporationInventors: Jian Lin, Anthony L. Chun
-
Patent number: 7702834Abstract: In a serial bus system data in the form of telegrams, representing process images of control tasks of the active station, are transmitted to the connected passive stations, and the process data are allocated to the process images in the passive station.Type: GrantFiled: December 17, 2002Date of Patent: April 20, 2010Assignee: Beckhoff Automation GmbHInventors: Hans Beckhoff, Holger Büttner
-
Patent number: 7697363Abstract: A memory device is adapted to be connected in a daisy chain with a memory controller and one or more other memory devices. The memory device includes at least one data input port and at least one data output port for communicating data along the daisy-chain between the memory devices and the memory controller. The memory device is adapted to selectively enable/disable at least one of the data input or data output ports in response to whether a command received from the memory controller is intended for the memory device, or for one of the other memory devices.Type: GrantFiled: April 10, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Hoe-Ju Chung
-
Patent number: 7697515Abstract: Data is transparently migrated between groups of logical units of storage presented as virtual arrays. A source virtual array has at least one source virtual port coupled to a fabric. Each source virtual port having a source virtual port name and a source virtual port address. A destination virtual array has one or more destination virtual ports coupled to the fabric, each destination virtual port having a destination virtual port name and a destination virtual port address. All data resident on the source virtual array is copied to the destination virtual array. The destination virtual port names and LUN names and numbers are then exchanged with the source virtual port names and LUN names and numbers. The fabric then updates its name server database so that the database associates the source virtual port name with the destination virtual port address.Type: GrantFiled: December 27, 2005Date of Patent: April 13, 2010Assignee: EMC CorporationInventors: Adi Ofer, Kiran Madnani, Jeffrey A. Brown
-
Patent number: 7694193Abstract: Systems and methods for implementing a stride value for memory are provided. One embodiment includes a system comprising a plurality of memory modules configured to store interleaved data in a plurality of memory storage units according to a predetermined interleave. The plurality of memory storage units can be defined by a memory range of consecutive addresses. The system also comprises a memory test device configured to access a portion of the plurality of memory storage units in a sequence that repeats according to a programmable stride value.Type: GrantFiled: March 13, 2007Date of Patent: April 6, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Larry J. Thayer, Andrew C. Walton, Mike H. Cogdill
-
Patent number: 7694093Abstract: A memory module including first and second ranks is provided. Each rank includes a separate plurality of individually accessible memory locations. Also included in the memory module is a control circuit coupled with the first rank and the second rank. The control circuit is configured to receive a write command for writing data to the first rank, and to process the write command to write the data to both the first rank and the second rank. Another embodiment of the invention features the control circuit alone.Type: GrantFiled: April 27, 2007Date of Patent: April 6, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Mark Shaw, Christian Petersen
-
Patent number: 7694109Abstract: When fetching an instruction from a plurality of memory banks, a first pipeline cycle corresponding to selection of a memory bank and a second pipeline cycle corresponding to instruction readout are generated to carry out a pipeline process. Only the selected memory bank can be precharged to allow reduction of power consumption. Since the first and second pipeline cycles are effected in parallel, the throughput of the instruction memory can be improved.Type: GrantFiled: December 4, 2007Date of Patent: April 6, 2010Assignee: Renesas Technology Corp.Inventors: Toyohiko Yoshida, Akira Yamada, Hisakazu Sato
-
Publication number: 20100082877Abstract: A memory access control apparatus includes an arbiter and a sub-arbiter receiving and arbitrating access requests from a plurality of memory masters; a memory controller; and a memory having a plurality of banks. When a bank of the memory used by an access request allowed by the arbiter and currently being executed and a bank of the memory to be accessed by an access request by the sub-arbiter are different and the type of access request allowed by the arbiter and currently being executed and the type of memory access to be performed by the sub-arbiter are identical, then it is decided that access efficiency will not decline, memory access by the arbiter is suspended and memory access by the sub-arbiter is allowed to squeeze in (FIG. 1).Type: ApplicationFiled: April 24, 2008Publication date: April 1, 2010Inventor: Tetsuro Takizawa
-
Publication number: 20100082876Abstract: A system and method for enabling one or more memories to maintain, update, and provide counter values. In a first version a dynamic random access memory, or DRAM, is bi-directionally communicatively coupled with a processor. The DRAM is divided into a plurality of banks. In the first version a set of subcounters is established, wherein each subcounter element is separately and singly located within a different DRAM bank. The value of a counter can be derived by reading and processing, e.g., adding, all of the values of each of an assigned set of subcounter subvalues maintained within the plurality of banks. Conversely, a counter value may be updated by updating a single assigned subcounter of a single bank. The first method allows a hosting computer to select a subcounter having a shortest access time, where the subcounter is an element of a set of subcounters assigned to maintain a given counter value.Type: ApplicationFiled: September 26, 2008Publication date: April 1, 2010Inventors: Deepak Lala, Umesh Ramkreshnarao Kasture
-
Patent number: 7689981Abstract: A mobile handset with a fault tolerant update agent employs an efficient interruption point detection technique to recover from interruptions during the update of firmware or software. In one embodiment, the update agent updates firmware and/or software employing a plurality of transforms, each transform employing one pass or a subset of one pass to execute, each pass associated with its own bank order and with its own decision maker bank (for recovery following a fault, such as power failure). The devices and method disclosed are applicable to other electronic devices such as, for example, personal digital assistants (PDAs), personal computers (PCs), pagers, and the like.Type: GrantFiled: March 1, 2004Date of Patent: March 30, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventor: James P. Gustafson
-
Patent number: 7685354Abstract: A multiple-core processor providing flexible mapping of processor cores to cache banks. In one embodiment, a processor may include a cache including a number of cache banks. The processor may further include a number of processor cores configured to access the cache banks, as well as core/bank mapping logic coupled to the cache banks and processor cores. The core/bank mapping logic may be configurable to map a cache bank select portion of a memory address specified by a given one of the processor cores to any one of the cache banks.Type: GrantFiled: February 23, 2005Date of Patent: March 23, 2010Assignee: Sun Microsystems, Inc.Inventors: Ricky C. Hetherington, Manish K. Shah, Gregory F. Grohoski, Bikram Saha
-
Publication number: 20100070676Abstract: In one embodiment, a memory device comprises a plurality of memory banks. At least two of the memory banks share the same bus. Logic is coupled to the memory banks via the different buses. The logic controls access to the memory banks. A bi-directional tri-state buffer is interposed between adjacent memory banks along the same bus so that each bus is segmented into a plurality of sections, each bus section being coupled to one or more different ones of the memory banks.Type: ApplicationFiled: September 12, 2008Publication date: March 18, 2010Applicant: Qimonda North America CorporationInventor: Hoon Ryu
-
Patent number: 7681023Abstract: A method according to the invention ensures optimal memory configuration in a computer: A determination is made whether performance can be improved by rearranging the DIMMs that are installed in the computer. If so, then a user of the computer is notified that the DIMMs can be rearranged to improve performance.Type: GrantFiled: April 30, 2004Date of Patent: March 16, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Robert J. Volentine, Mark A. Piwonka, Patrick L. Gibbons
-
Publication number: 20100064091Abstract: An information processing apparatus includes bank overflow flag confirming means for confirming whether a bank overflow flag is set, the bank overflow flag notifying the occurrence of a bank-full state where, in a storage area including plural banks formed therein to store data, not-yet-read data is stored in all the banks, read pointer control means for, upon confirming that the bank overflow flag is set, moving a location designated by a read pointer cyclically designating each of the banks as a bank, from which the data is to be read, to a bank positioned next to a bank at a location designated by a write pointer cyclically designating each of the banks as a bank, into which the data is to be written, and reading means for reading the data from the bank designated by the read pointer after the location designated by the read pointer has been updated.Type: ApplicationFiled: August 7, 2009Publication date: March 11, 2010Applicant: Sony CorporationInventors: Satoshi FUTENMA, Hideki IWAMI
-
Patent number: 7673103Abstract: A plurality of processor cores on a chip is operated in a normal fashion in a debug and diagnostic mode of operation of the processor. A crossbar switch on the chip couples and decouples the plurality of processors to a plurality of banks in a level-two (L2) cache that is also on the chip. As data is passed from each of the processor cores through the crossbar switch to the L2 cache, the data in cached in a first plurality of banks of the L2 cache. The commands associated with the data and information concerning the status of the data in the level-one cache are logged in another plurality of banks of the L2 cache. This logged information can be readout and used in diagnosis and debugging of L1 and L2 cache problems.Type: GrantFiled: March 12, 2007Date of Patent: March 2, 2010Assignee: Sun Microsystems, Inc.Inventors: Shailender Chaudhry, Sudheendra Hangal
-
Patent number: 7673094Abstract: Circuits and methods are provided that alleviate overloading of the command address bus and limit decreases in command address bus bandwidth to allow increased numbers of memory modules to be included in a computer system. A plurality of switches is coupled between the command address bus (which is coupled to the memory controller) and a respective plurality of memory modules. Each switch provides command address bus data only to its respective memory module. Preferably, only one switch does so at a time, limiting the loading seen by the memory controller.Type: GrantFiled: November 3, 2006Date of Patent: March 2, 2010Assignee: Micron Technology, Inc.Inventor: Paul A. LaBerge
-
Patent number: 7673093Abstract: A computer system having a memory system having a memory controller and a memory. The memory controller is coupled to a processor and to the memory. The memory comprises one or more daisy chains of memory chips. An address/command word is chained through a daisy chain of memory chips and is handled by one of the memory chips in the daisy chain of memory chips. Data to be written to a memory chip is sent as part of the address/command word, or is transferred on an outgoing data bus chain. Data read from a memory chip is transferred on an incoming data bus chain. A daisy chain of memory chips can include memory chips on multiple carriers, or the daisy chain of memory chips can all be attached to a single carrier.Type: GrantFiled: July 26, 2006Date of Patent: March 2, 2010Assignee: International Business Machines CorporationInventors: Gerald Keith Bartley, Darryl John Becker, Paul Eric Dahlen, Philip Raymond Germann, Andrew Benson Maki, Mark Owen Maxson
-
Publication number: 20100049898Abstract: The invention discloses a memory management system and a memory management method are disclosed. The memory management system includes a first memory, at least one secondary memory, and a memory management device. The first memory includes a normal access memory bank and at least one switching access memory bank. The secondary memory includes at least one secondary access memory bank corresponding to the switching access memory bank. The memory management device reads/writes the normal access memory bank or the secondary access memory bank.Type: ApplicationFiled: August 19, 2008Publication date: February 25, 2010Inventors: Chien-Long KAO, Yi-Chih Hsin
-
Patent number: RE41589Abstract: A data processing system including a processor LSI and a DRAM divided into banks, for increasing a ratio of using a fast operation mode for omitting transfer of a row address to the DRAM and for minimizing the amount of logics external to the processor LSI. The processor LSI includes row address registers for holding recent row addresses corresponding to the banks. The contents of the row address registers are compared with an accessed address by a comparator to check for each bank whether the fast operation mode is possible. As long as the row address does not change in each bank, the fast operation mode can be used, thus making it possible to speed up operations, for example in block copy processing.Type: GrantFiled: November 8, 2002Date of Patent: August 24, 2010Assignee: Renesas Technology Corp.Inventors: Osamu Nishii, Nobuyuki Hayashi, Noriharu Hiratsuka, Tetsuhiko Okada, Hiroshi Takeda