By Clock Speed Control (e.g., Clock On/off) Patents (Class 713/322)
  • Patent number: 11397458
    Abstract: A data processing apparatus comprises a plurality of processor circuits to process an event stream comprising one or more high energy events. Each of the plurality of processor circuits draws power from a same power rail. Power management circuitry performs power consumption management by controlling a voltage supply to the power rail, and a frequency of a clock signal provided to the plurality of processor circuits. Status analysis circuitry obtains a status of the individual processing load of each of the processor circuits and restriction circuitry performs high energy event restriction on each of the plurality of processor circuits. The power consumption management and the high energy event restriction are both based on the individual processing load of each of the plurality of processor circuits and each of the processor circuits is restrictable by the restriction circuitry independently of others of the processor circuits.
    Type: Grant
    Filed: December 18, 2020
    Date of Patent: July 26, 2022
    Assignee: Arm Limited
    Inventors: Souvik Chakravarty, Ashley John Crawford
  • Patent number: 11397239
    Abstract: In an embodiment, a method of operating a radar includes: transmitting a radiation pulse with the radar during an active mode; asserting a sleep flag after transmitting the radiation pulse; turning off a crystal oscillator circuit of the radar after the sleep flag is asserted; clocking a counter of the radar with a low power oscillator during a low power mode after the sleep flag is asserted; asserting a timer flag when the counter reaches a first threshold; and transitioning into the active mode after the timer flag is asserted.
    Type: Grant
    Filed: September 26, 2019
    Date of Patent: July 26, 2022
    Assignee: Infineon Technologies AG
    Inventors: Reinhard-Wolfgang Jungmaier, Christoph Rumpler, Saverio Trotta
  • Patent number: 11392407
    Abstract: A semiconductor device containing a CPU capable of receiving an interrupt request signal and a task control circuit is provided. The semiconductor device includes a CPU (processor), a save circuit, and a task control circuit. The CPU includes a program counter that is updated when a task is executed. The semiconductor device includes an interrupt-related data save circuit that stores the data of the program counter when the CPU receives a CPU interrupt request signal. The data of the program counter stored in the interrupt-related data save circuit is stored in an save circuit and is used for restoring from the interrupt processing.
    Type: Grant
    Filed: February 20, 2018
    Date of Patent: July 19, 2022
    Assignee: RENESAS ELECTRONICS CORPORATION
    Inventors: Kazuya Ishida, Hiroyuki Kondo
  • Patent number: 11388080
    Abstract: A system for detecting a false linkup state in an Ethernet communication link includes at least one processor programmed or configured to determine a block type of a block of bits received from a serializer/deserializer (SerDes), increment a first counter based on determining that the block type of the block of bits corresponds to a data block type or an error block type, determine whether the first counter satisfies a first threshold, enable a flag indicating that there is a false linkup state in an Ethernet communication link, and transmit a message indicating that there is a false linkup state for the Ethernet communication link to an Ethernet network device that is a link partner of the Ethernet communication link. A method and a computer program product are also provided.
    Type: Grant
    Filed: January 23, 2020
    Date of Patent: July 12, 2022
    Assignee: CoMIRA Solutions Inc.
    Inventor: Aaron Horn
  • Patent number: 11360820
    Abstract: Systems and methods are disclosed for scheduling threads on an asymmetric multiprocessing system having multiple core types. Each core type can run at a plurality of selectable voltage and frequency scaling (DVFS) states. Threads from a plurality of processes can be grouped into thread groups. Execution metrics are accumulated for threads of a thread group and fed into a plurality of tunable controllers. A closed loop performance control (CLPC) system determines a control effort for the thread group and maps the control effort to a recommended core type and DVFS state. A closed loop thermal and power management system can limit the control effort determined by the CLPC for a thread group, and limit the power, core type, and DVFS states for the system. Metrics for workloads offloaded to co-processors can be tracked and integrated into metrics for the offloading thread group.
    Type: Grant
    Filed: June 2, 2018
    Date of Patent: June 14, 2022
    Assignee: Apple Inc.
    Inventors: John G. Dorsey, Daniel A. Chimene, Andrei Dorofeev, Bryan R. Hinch, Evan M. Hoke, Aditya Venkataraman
  • Patent number: 11334399
    Abstract: Apparatus, systems, methods, and articles of manufacture to manage power of deep learning accelerator systems are disclosed. An example apparatus includes a power manager and a power controller. The power manager is to generate a power table to allocate power frequencies between an accelerator and memory based on a ratio of compute tasks and bandwidth tasks in a first workload; update the power table based on a request to at least one of add a second workload or remove the first workload; and determine an index into the power table. The power controller is to determine a power consumption based on the power table; determine whether to update the index based on a power budget and the power consumption; and allocate power to the accelerator and the memory according to the power table.
    Type: Grant
    Filed: August 15, 2019
    Date of Patent: May 17, 2022
    Assignee: Intel Corporation
    Inventors: Anat Heilper, Oren Kaider
  • Patent number: 11307629
    Abstract: In some examples, a non-transitory machine-readable medium can include instructions executable by a processing resource to: monitor system power for a computing system that includes a first computing component type and a second computing component type, determine a power event type for the computing system based on the monitored system power, and alter a power limit of the second computing component type by a predetermined increment based on the power event type while maintaining a power limit of the first computing component type when the second computing component type is a sub-system of the computing system.
    Type: Grant
    Filed: July 31, 2018
    Date of Patent: April 19, 2022
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Christopher Woodbury, Angus Liu, Shaheen Saroor
  • Patent number: 11307608
    Abstract: Disclosed are an integrated circuit for controlling function modules to a low-power status depending on an operating status, an electronic device, and a control method thereof. An integrated circuit includes at least one clock generator, a clock distribution circuit that distributes a clock generated by the at least one clock generator, a plurality of function modules that receive the clock distributed by the clock distribution circuit, a monitoring circuit that monitors operating statuses of the at least one clock generator and the clock distribution circuit, a memory, and at least one control circuit.
    Type: Grant
    Filed: March 5, 2019
    Date of Patent: April 19, 2022
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Minwoo Song, Younghyun Ban, Juyoung Lim, Chulmin Lee
  • Patent number: 11293962
    Abstract: A memory sub-system includes a plurality of memory components where at least two of the memory components are configured to operate at different supply voltages. A capacitive voltage divider (CVD) configured to, responsive to a status of use of each of the memory components, select between a plurality of connections of a plurality of capacitors to reduce an input voltage of the memory sub-system. The plurality of connections is configured to provide different voltage magnitudes that correspond to the different supply voltages, and the CVD is further configured to output the different supply voltages to enable the use of each of the memory components.
    Type: Grant
    Filed: September 9, 2020
    Date of Patent: April 5, 2022
    Assignee: Micron Technology, Inc.
    Inventor: Matthew D. Rowley
  • Patent number: 11287866
    Abstract: A computing device, a power consumption prediction method thereof, and a non-transitory computer-readable storage medium are provided. In one embodiment, leakage power consumption of a graphics processor is obtained. Switching power consumption data corresponding to the graphics processor running a frame of image is obtained. Switching power consumption is estimated according to the switching power consumption data. Overall power consumption of the graphics processor is obtained according to the leakage power and the switching power consumption. Overall power consumption of the graphics processor processing one frame of image is estimated based on the overall power consumption. Power consumption performance of the graphics processor is therefore predicted in real-time.
    Type: Grant
    Filed: April 30, 2019
    Date of Patent: March 29, 2022
    Assignee: Shanghai Zhaoxin Semiconductor Co., Ltd.
    Inventor: Xiaoni Guo
  • Patent number: 11281559
    Abstract: An information processing apparatus includes a memory; and a processor coupled to the memory and configured to generate a performance model for calculating a performance value of an application program from a power restriction for each set of parameters of the application program, based on data acquired when a computing apparatus executes the application program for each set of parameters of the application program under each of a plurality of power restrictions; calculate, for each set of parameters of the application program, the performance value of the application program from a first power restriction different from any of the plurality of power restrictions, based on the performance model generated for each set of parameters of the application program; and output a set of parameters of the application program corresponding to a highest performance value of the calculated performance values.
    Type: Grant
    Filed: August 31, 2018
    Date of Patent: March 22, 2022
    Assignee: FUJITSU LIMITED
    Inventors: Miyuki Matsuo, Kohta Nakashima
  • Patent number: 11281251
    Abstract: According to one embodiment, a DP accelerator includes one or more execution units (EUs) configured to perform data processing operations in response to an instruction received from a host system coupled over a bus. The DP accelerator includes a security unit (SU) configured to establish and maintain a secure channel with the host system to exchange commands and data associated with the data processing operations. The DP accelerator includes a time unit (TU) coupled to the security unit to provide timestamp services to the security unit, where the time unit includes a clock generator to generate clock signals locally without having to derive the clock signals from an external source. The TU includes a timestamp generator coupled to the clock generator to generate a timestamp based on the clock signals, and a power supply to provide power to the clock generator and the timestamp generator.
    Type: Grant
    Filed: January 4, 2019
    Date of Patent: March 22, 2022
    Assignees: BAIDU USA LLC, BAIDU.COM TIMES TECHNOLOGY (BEIJING) CO., LTD.
    Inventors: Yong Liu, Yueqiang Cheng, Jian Ouyang, Tao Wei
  • Patent number: 11269399
    Abstract: A chip includes a receiving, a transmission, a control, and a switch circuit. The receiving circuit is operated at a first voltage and receives a first data. The transmission circuit is operated at the first voltage. Under general mode, the control circuit is operated at a second voltage and generates a second data to the transmission circuit according to the first data. The control circuit includes a first clock source configured to provide a first clock under general mode. The control circuit is operated according to the first clock. Under general mode, the switch circuit is operated at the first voltage, and controls the second voltage to pause the second voltage supplying to the control circuit to enter sleep mode. Under sleep mode, the switch circuit controls the supply of the second voltage to the control circuit according to the first data to return to general mode.
    Type: Grant
    Filed: December 24, 2020
    Date of Patent: March 8, 2022
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventors: Chun-Chieh Chan, Heng-Yi Chen, Hsing-Yu Lin
  • Patent number: 11263079
    Abstract: A method for storing input data in a flash memory. The method comprising generating a codeword by encoding the input data with an error correcting code and generating a shaped codeword by applying a shaping function to at least a part of the codeword. The shaping function comprising logically inverting every n-th occurrence of a bit associated with a high-charge storage state in the part of the codeword. The method further comprising writing the shaped codeword to the flash memory, generating an estimated shaped codeword by reading the flash memory, generating soft decision information for the estimated shaped codeword, and retrieving the input data by decoding the soft decision information using an error correcting code soft decoder.
    Type: Grant
    Filed: June 30, 2020
    Date of Patent: March 1, 2022
    Assignees: Kabushiki Kaisha Toshiba, Kioxia Corporation
    Inventors: Amr Ismail, Magnus Stig Torsten Sandell
  • Patent number: 11252223
    Abstract: Embodiments of the invention include a communication interface and protocol for allowing communication between devices, circuits, integrated circuits and similar electronic components having different communication capacities or clock domains. The interface supports communication between any components having any difference in capacity and over any distance. The interface utilizes request and acknowledge phases and signals and an initiator-target relationship between components that allow each side to throttle the communication rate to an accepted level for each component or achieve a desired bit error rate.
    Type: Grant
    Filed: April 27, 2020
    Date of Patent: February 15, 2022
    Assignee: Micron Technology, Inc.
    Inventors: Jeffrey D. Hoffman, Allan R Bjerke
  • Patent number: 11245638
    Abstract: A computer-implemented method of controlling communication resources and computation resources of a computerized system includes continually monitoring dual observables. The dual observables include one or more communication observables pertaining to one or more communication channels of the system, and one or more compute observables pertaining to a computational workload execution by a processor of the system. The method also includes jointly adjusting dual resources of the system based on the dual observables monitored, where the dual resources include communication resources for the one or more communication channels, and computation resources for the computational workload execution. Such a method can be used for sprinting both communication and computational resources, in a consistent way, for the system to best cope with temporary situations, in terms of both workload execution and data traffic. The invention is further directed to related systems and computer program products.
    Type: Grant
    Filed: February 15, 2019
    Date of Patent: February 8, 2022
    Assignee: International Business Machines Corporation
    Inventors: Mitch Gusat, Yiyu Chen, Ilter Ozkaya, Alessandro Cevrero
  • Patent number: 11243601
    Abstract: Techniques are disclosed regulating an amount of power consumed by a server from a set of power supplies in which at least one power supply of the set is inactive. The power to a server, upon detecting that at least one power supply is inactive, is restricted based on a degree to which a power threshold value for the remaining power supplies is exceeded. The applied power reduction may be based on a proportion of a measurement interval during which an alert signal is received. The longer the alert signal is received by the system, the more server power consumption is reduced.
    Type: Grant
    Filed: April 1, 2021
    Date of Patent: February 8, 2022
    Assignee: Oracle International Corporation
    Inventor: David Warren Hartwell
  • Patent number: 11231966
    Abstract: Systems and methods are disclosed for scheduling threads on an asymmetric multiprocessing system having multiple core types. Each core type can run at a plurality of selectable voltage and frequency scaling (DVFS) states. Threads from a plurality of processes can be grouped into thread groups. Execution metrics are accumulated for threads of a thread group and fed into a plurality of tunable controllers. A closed loop performance control (CLPC) system determines a control effort for the thread group and maps the control effort to a recommended core type and DVFS state. A closed loop thermal and power management system can limit the control effort determined by the CLPC for a thread group, and limit the power, core type, and DVFS states for the system. Metrics for workloads offloaded to co-processors can be tracked and integrated into metrics for the offloading thread group.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: January 25, 2022
    Assignee: Apple Inc.
    Inventors: John G. Dorsey, Daniel A. Chimene, Andrei Dorofeev, Bryan R. Hinch, Evan M. Hoke, Aditya Venkataraman
  • Patent number: 11226828
    Abstract: Apparatuses comprising data processing circuitry and a wakeup interrupt controller and methods of operating the apparatuses are disclosed. Prior to the processing circuitry entering a low power state, indications of pending interrupts are transferred to the wakeup interrupt controller. Further indications of interrupts received whilst the processing circuitry is in the low power state may be accumulated in the wakeup interrupt controller. When the wakeup interrupt controller receives a wakeup signal, the indications of pending interrupts are transferred to the processing circuitry and the processing circuitry exits the low power state.
    Type: Grant
    Filed: April 5, 2019
    Date of Patent: January 18, 2022
    Assignee: Arm Limited
    Inventors: Peter Vrabel, Allan John Skillman
  • Patent number: 11217994
    Abstract: A system for allocating power includes a plurality of receptacles and a power delivery controller communicatively coupled to the plurality of receptacles. The power delivery controller is to: detect a new connection to a first receptacle of the plurality of receptacles; receive a request from the first receptacle which would exceed an amount of uncommitted available power; request a device attached to a second receptacle of the plurality of receptacles reduce an amount of power being received from the second receptacle; and in response to detecting a reduction of power to the second receptacle, provide power to the first receptacle as indicated in the request.
    Type: Grant
    Filed: August 21, 2018
    Date of Patent: January 4, 2022
    Assignee: Burrana IP and Assets, LLC
    Inventors: Arda Yilmaz, Joshua Kelly, Stuart Ketchion
  • Patent number: 11216053
    Abstract: Methods that can transition between multiple operating states are disclosed. One method includes monitoring an amount of power consumed by an information handling device operating in an idle state after transitioning from an active state to the idle state, transitioning an operating state of the information handling device to the active state in response to detecting that the amount of power consumed by the information handling device in the idle states exceeds a predetermined power consumption threshold value, and causing the operating state of the information handling device to transition back to the idle state subsequent to transitioning to the active state. Apparatuses and computer program products for performing the method are also disclosed.
    Type: Grant
    Filed: October 8, 2020
    Date of Patent: January 4, 2022
    Assignee: Lenovo (Singapore) PTE. LTD.
    Inventor: Yuichiro Seto
  • Patent number: 11209885
    Abstract: An information processing apparatus capable of operating by switching between a first power mode and a second power mode with less power consumption than the first power mode is provided. The apparatus comprises a plurality of processors and a plurality of memories provided in correspondence with the plurality of processors, and controls power supplied to the plurality of processors and the corresponding plurality of memories. When operating in the second power mode, each of the plurality of memories stores a program to be loaded by a corresponding processor of the memory, and when one of the plurality of processors and the corresponding memory operate, power supply to processors and memories other than the one processor and the corresponding memory is limited.
    Type: Grant
    Filed: September 6, 2017
    Date of Patent: December 28, 2021
    Assignee: CANON KABUSHIKI KAISHA
    Inventor: Masanori Fukada
  • Patent number: 11204636
    Abstract: In an embodiment, a system includes multiple power management mechanism operating in different time domains (e.g. with different bandwidths) and control circuitry that is configured to coordinate operation of the mechanisms. If one mechanism is adding energy to the system, for example, the control circuitry may inform another mechanism that the energy is coming so that the other mechanism may not take as drastic an action as it would if no energy were coming. If a light workload is detected by circuitry near the load, and there is plenty of energy in the system, the control circuitry may cause the power management unit (PMU) to generate less energy or even temporarily turn off. A variety of mechanisms for the coordinated, coherent use of power are described.
    Type: Grant
    Filed: July 23, 2019
    Date of Patent: December 21, 2021
    Assignee: Apple Inc.
    Inventors: Joseph T. DiBene, II, Inder M. Sodhi, Keith Cox, Gerard R. Williams, III
  • Patent number: 11204593
    Abstract: A control device for adjusting the output voltage of a voltage generator, wherein the control device includes a master circuit, a slave circuit, and a power-scaling control circuit, is provided. The master circuit is coupled to a system bus. The slave circuit is coupled to the system bus. The power-scaling control circuit is coupled between the master circuit and the slave circuit. In response to the master circuit sending a voltage-scaling command, the power-scaling control circuit sets a control signal at a suspension level so that the slave circuit sets a specific signal transmitted by the system bus at a wait level. In response to the specific signal being at the wait level, the master circuit stops accessing the first specific device of the slave circuit. In response to the control signal being at the suspension level, the power-scaling control circuit adjusts the output voltage.
    Type: Grant
    Filed: December 27, 2019
    Date of Patent: December 21, 2021
    Assignee: NUVOTON TECHNOLOGY CORPORATION
    Inventors: Yung-Chi Lan, Chun-Chi Chen, Cheng-Chih Wang, Chih-Ping Lu
  • Patent number: 11190296
    Abstract: A method for adjusting a wireless modem includes: a channel parameter of a wireless modem at a present moment is acquired; a target clock frequency and a target working voltage of the wireless modem are generated, according to the channel parameter, with a neural network that is pre-trained; and a working voltage and a clock frequency of the wireless modem are adjusted to the target working voltage and the target clock frequency, respectively.
    Type: Grant
    Filed: November 22, 2019
    Date of Patent: November 30, 2021
    Assignee: BEIJING XIAOMI MOBILE SOFTWARE CO., LTD.
    Inventors: Lin Xuan, Yang Guo
  • Patent number: 11175761
    Abstract: A display device may include a display panel, a sensor unit, and a touch driver. The sensor unit is provided on the display panel and may output a sensing signal corresponding to a touch input. The sensor unit may include a first electrode and may include a conductive layer provided between the display panel and the first electrode and spaced from the first electrode. The touch driver may include a signal receiver. The signal receiver may include a first input terminal electrically coupled to the first electrode, may include a second input terminal electrically coupled to the conductive layer, may receive the sensing signal, and may output a signal corresponding to a voltage difference the first input terminal and the second input terminal.
    Type: Grant
    Filed: December 5, 2017
    Date of Patent: November 16, 2021
    Inventor: Do Ik Kim
  • Patent number: 11163352
    Abstract: The invention relates to a multicore processor and a method for dynamically adjusting a supply voltage and a clock frequency, with which an individual supply voltage and dock frequency adjustment, which depends on a current computing load, is facilitated for each processor core of a multicore processor. Thus, an assembly is disclosed where a local queue memory unit which is connected to the processor core, the internal memory unit, and the level converter is arranged in a voltage-variable region of the processor element in order to store events to be processed by the processor core. The invention is also directed to a method in that the required supply voltage U and the required clock frequency f are adjusted for each cycle in a controlled manner by the processor core of the respective processor element depending on the detection of a number of events to be processed which are stored in an internal queue memory unit.
    Type: Grant
    Filed: May 18, 2018
    Date of Patent: November 2, 2021
    Assignee: Technische Universität Dresden
    Inventors: Sebastian Höppner, Bernhard Vogginer, Yexin Yan, Christian Mayr
  • Patent number: 11163711
    Abstract: To accomplish this, this memory access system monitors a use-memory-bandwidth which indicates a total of memory bandwidths used between a memory and a plurality of masters, and determines whether the use-memory-bandwidth is equal to or larger than the first threshold. Based on the above-described determination result, this memory access system also restricts access to the memory by a master of low priority out of the plurality of masters.
    Type: Grant
    Filed: January 22, 2018
    Date of Patent: November 2, 2021
    Assignee: CANON KABUSHIKI KAISHA
    Inventors: Junichi Goda, Yasushi Shinto
  • Patent number: 11157279
    Abstract: Embodiments relate to improving user experiences when executing binary code that has been translated from other binary code. Binary code (instructions) for a source instruction set architecture (ISA) cannot natively execute on a processor that implements a target ISA. The instructions in the source ISA are binary-translated to instructions in the target ISA and are executed on the processor. The overhead of performing binary translation and/or the overhead of executing binary-translated code are compensated for by increasing the speed at which the translated code is executed, relative to non-translated code. Translated code may be executed on hardware that has one or more power-performance parameters of the processor set to increase the performance of the processor with respect to the translated code. The increase in power-performance for translated code may be proportional to the degree of translation overhead.
    Type: Grant
    Filed: December 13, 2019
    Date of Patent: October 26, 2021
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Hee Jun Park, Mehmet Iyigun
  • Patent number: 11150685
    Abstract: It is desirable to reduce power consumption without reducing a function in an electronic apparatus operating in a plurality of modes different in power consumption from one another. A processor operates in a normal mode, in which power consumption is higher, of two modes different in power consumption from each other, and stops operation in a power saving mode, in which the power consumption is lower, of the two modes. A control section outputs a power saving mode control command instructing an increase or decrease of a supply electric power to a digital circuit different from the processor in the power saving mode. A power source managing integrated circuit increases or decreases the supply electric power to the digital circuit in accordance with the power saving mode control command, and outputs the increased or decreased supply electric power.
    Type: Grant
    Filed: November 7, 2017
    Date of Patent: October 19, 2021
    Assignee: Sony Semiconductor Solutions Corporation
    Inventors: Keita Izumi, Toshimasa Shimizu, Katsumi Takaoka
  • Patent number: 11137807
    Abstract: In one embodiment, a processor includes a non-volatile storage to store a plurality of configurations for the processor, the non-volatile storage including a plurality of entries to store configuration information for the processor for one of the plurality of configurations, the configuration information including at least one of a guaranteed operating frequency and a core count, at least one of the entries to store the core count. The processor further includes a power controller to control the processor to operate at one of the plurality of configurations based at least in part on a selected thermal set point of a plurality of thermal set points of the processor, each of the plurality of thermal set points associated with one of the configurations. Other embodiments are described and claimed.
    Type: Grant
    Filed: March 28, 2018
    Date of Patent: October 5, 2021
    Assignee: Intel Corporation
    Inventors: Sandeep Ahuja, Nikhil Gupta, Vasudevan Srinivasan
  • Patent number: 11132208
    Abstract: In some aspects, the present disclosure provides a method for bandgap voting. In some configurations, the method includes receiving: (i) a first set of votes from a first client of a system, and (ii) a second set of votes from a second client of the system, wherein the first set of votes indicate a first desired set of operational parameters for controlling a plurality of physical resources in the system, wherein the second set of votes indicate a second desired set of operational parameters for controlling the plurality of physical resources, and wherein the plurality of physical resources are shared by the first client and the second client.
    Type: Grant
    Filed: November 20, 2019
    Date of Patent: September 28, 2021
    Assignee: QUALCOMM Incorporated
    Inventors: Matthew Severson, Kangmin Lee, Cristian Duroiu, Simon Peter William Booth, Steven Halter
  • Patent number: 11126245
    Abstract: Techniques and mechanisms for identifying a power state to be provided with an integrated circuit (IC). In an embodiment, evaluator circuitry of a system-on-chip is programmable based on multiple criteria which are each for a different respective power mode. Programming of the evaluator circuitry enables concurrent evaluations each to determine, for a different respective power mode, whether a detected state of the IC is able to accommodate said power mode. Results of the evaluations are communicated, in parallel with each other, to circuitry which selects one such power mode based on relative priorities of the power modes with respect to each other. In another embodiment, the evaluator circuitry comprises an array of circuit cells which are configurable each to perform a different respective evaluation based on a corresponding combination of a test condition and a detected condition of the IC.
    Type: Grant
    Filed: June 21, 2019
    Date of Patent: September 21, 2021
    Assignee: Intel Corporation
    Inventors: Justin Madigan, Shaun M. Conrad, Christopher J. Lake, Madhu Thangaraj, Dhinesh Sasidaran, Jared W. Havican
  • Patent number: 11106260
    Abstract: Methods, systems, and apparatuses are provided for balancing power delivery in a computing component between one or more power providers and power consumers. A power provider and multiple power consumers are identified. Once identified, a power delivery capability of the power provider and the power consumption demands of the power consumers may be determined. Power allocation factors are obtained that provide information regarding allocation of power between the power provider and the power consumers. In some instances, an interactive user interface may be provided that enables a user to configure a power allocation factor, such as a charging parameter for a power consumer. Using this information, a dynamic power allocation may be performed to allocate power from the power provider to the multiple power consumers.
    Type: Grant
    Filed: February 13, 2018
    Date of Patent: August 31, 2021
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: George I. Ivanov, Sean P. Byrnes, Nagaraju Valluri
  • Patent number: 11106270
    Abstract: In one example, a printer with parallel/serial operational sequencing includes an engine control unit and an image processor unit each coupled to a set of sub-systems. A network unit is coupled to the image processor unit to monitor network packets while the engine control unit, the set of sub-systems, and the image processor unit are in sleep states. When a first predetermined packet is received, the network unit signals with a first modulation signal that the image processor unit is to awaken first before the image processor unit determines whether to awaken the engine control unit and any of the set of sub-systems. When a second predetermined packet is received, the network unit signals with a second modulation signal that the image processor unit, the engine control unit, and a portion of the set of sub-systems are to awaken at the same time.
    Type: Grant
    Filed: January 31, 2017
    Date of Patent: August 31, 2021
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Brian C Mayer, Mark Hirst
  • Patent number: 11106266
    Abstract: A computer system management method including the following steps is provided. First, a target value and at least one input parameter are set. The target value and the at least one input parameter are related to at least one of a first data type and a second data type, and the first data type is related to the second data type. Then, a first algorithm is determined based on a third data type, and an input value of the third data type is calculated by using the first algorithm. The third data type is related to the first data type and the second data type. Afterward, a second algorithm is determined based on the target value, the at least one input parameter, and the input value, and an estimated value of the second data type is calculated by using the second algorithm. A computer system is also provided.
    Type: Grant
    Filed: October 8, 2019
    Date of Patent: August 31, 2021
    Assignee: ASUSTEK COMPUTER INC.
    Inventors: Teng-Liang Ng, Ji-Kuang Tan, Bing-Min Lin, Chen-Wei Fan
  • Patent number: 11093278
    Abstract: A processor includes processing engines, at least one performance counter, and a power control circuit. The at least one performance counter is to determine at least one interrupt rate metric for a first processing engine. The power control circuit is to determine, using the at least one performance counter, whether the at least one interrupt rate metric has reached a first threshold while the first processing engine is operating at a first frequency level, and in response to a determination that the at least one interrupt rate metric has reached the first threshold while the first processing engine is operating at the first frequency level, increase an operating frequency of the first processing engine from the first frequency level to a second frequency level.
    Type: Grant
    Filed: June 30, 2017
    Date of Patent: August 17, 2021
    Assignee: INTEL CORPORATION
    Inventors: Michael Chynoweth, Rajshree Chabukswar, Eliezer Weissmann, Jeremy Shrall
  • Patent number: 11086382
    Abstract: Compensating for low battery charge levels of a battery in a primary information handling system, performing, at a first time, a calibration and configuration of a battery management model, including: performing, at a second time, a steady-state monitoring of the primary information handling system, including: in response to monitoring the contextual inputs and based on the battery charge level of the battery of the primary information handling system, i) accessing the battery management model including the configuration policy, ii) identifying one or more of the configuration rules based on the monitored parameters associated with the contextual inputs, and iii) applying the one or more configuration rules to perform one or more of the computer-implemented actions to automatically transfer content data of the primary information handling system to the secondary information handling system that is associated with the primary information handling system without user interaction.
    Type: Grant
    Filed: December 23, 2019
    Date of Patent: August 10, 2021
    Assignee: Dell Products L.P.
    Inventors: Vivek Viswanathan Iyer, Michael S. Gatson
  • Patent number: 11073883
    Abstract: A server apparatus includes a plurality of nodes; a plurality of power supply devices configured to supply power; and a shared memory from and to which reading and writing from each of the plurality of nodes are performed, wherein each of the plurality of nodes includes a processor configured to: store power consumption information of an own node in the memory; read the power consumption information from the memory when an abnormality is detected in some power supply devices among the plurality of power supply devices; and control supply power from a normal power supply device, in which an abnormality is not detected among the plurality of power supply devices, to the own node, based on the read power consumption information.
    Type: Grant
    Filed: July 2, 2019
    Date of Patent: July 27, 2021
    Assignee: FUJITSU LIMITED
    Inventors: Tomohiko Sato, Tomoki Yamada, Shimuya Kobayashi
  • Patent number: 11048318
    Abstract: A system on a chip is described that comprises a processor and a set of memory components that store instructions, which when executed by the processor cause the system on a chip to: generate, by a set of data collectors of a telemetry subsystem, a set of streams of telemetry metadata describing operation of the processor, forward one or more streams of telemetry metadata from the set of streams of telemetry metadata to a set of machine learning-driven adaptation decision models, receive, from the set of machine learning-driven adaptation decision models, a set of configuration parameters for controlling operation of the processor based on the one or more streams of telemetry metadata, and modify operation of the processor based on the set of configuration parameters.
    Type: Grant
    Filed: March 29, 2019
    Date of Patent: June 29, 2021
    Assignee: Intel Corporation
    Inventors: Julien Sebot, Rangeen Basu Roy Chowdhury, Rustam Miftakhutdinov, Stephen J. Tarsa, Gautham N. Chinya, Eric Donkoh
  • Patent number: 11042406
    Abstract: Technologies for providing predictive thermal management include a compute device. The compute device includes a compute engine and an execution assistant device to assist the compute engine in the execution of a workload.
    Type: Grant
    Filed: June 5, 2018
    Date of Patent: June 22, 2021
    Assignee: Intel Corporation
    Inventors: ChungWen Ma, ShuLing Chiu
  • Patent number: 11029745
    Abstract: Systems and methods are disclosed method for controlling instantaneous current changes in parallel processors with arrays of parallel computing elements, such as neural processors. An exemplary method comprises monitoring the array of computing elements and determining a transition from a first activity level of the array to a second activity level of the array, such as an idle-to-active or active-to-idle transition. Once a transition is determined, the array is selectively controlled to minimize the instantaneous current change from the transition from the first activity level to the second activity level.
    Type: Grant
    Filed: November 8, 2018
    Date of Patent: June 8, 2021
    Assignee: QUALCOMM Incorporated
    Inventors: Kyle Ernewein, Jason Edward Podaima, Francisco Perez, John Daniels, Alex Miler, Jeffrey Gemar, Rexford Alan Hill, Haoping Xu
  • Patent number: 11023245
    Abstract: Closed loop performance controllers of asymmetric multiprocessor systems may be configured and operated to improve performance and power efficiency of such systems by adjusting control effort parameters that determine the dynamic voltage and frequency state of the processors and coprocessors of the system in response to the workload. One example of such an arrangement includes applying hysteresis to the control effort parameter and/or seeding the control effort parameter so that the processor or coprocessor receives a returning workload in a higher performance state. Another example of such an arrangement includes deadline driven control, in which the control effort parameter for one or more processing agents may be increased in response to deadlines not being met for a workload and/or decreased in response to deadlines being met too far in advance. The performance increase/decrease may be determined by comparison of various performance metrics for each of the processing agents.
    Type: Grant
    Filed: April 5, 2019
    Date of Patent: June 1, 2021
    Assignee: Apple Inc.
    Inventors: Aditya Venkataraman, Bryan R. Hinch, John G. Dorsey
  • Patent number: 11016556
    Abstract: A parallel multi-step power management flow apparatus and method for using the same are disclosed. In one embodiment, an integrated circuit comprises a plurality of processing entities to execute operations, a power controller coupled to the plurality of processing entities to control power management for the plurality of processing entities, and a plurality of agents, where each of the plurality of agents is operable to perform a power control flow for one of the processing entities by separately scheduling, using a scheduler, and executing a plurality of power control flow phases in response to a plurality of requests received from the power controller, and each agent is operable to send a plurality of acknowledgements, one acknowledgement for each phase, upon completion of the plurality of power control flow phases.
    Type: Grant
    Filed: July 16, 2019
    Date of Patent: May 25, 2021
    Assignee: Intel Corporation
    Inventors: Alexander Gendler, Doron Rajwan, Tal Kuzi, Dean Mulla, Ariel Szapiro, Nir Tell
  • Patent number: 11003827
    Abstract: Examples described herein provide a non-transitory computer-readable medium storing instructions, which when executed by one or more processors, cause the one or more processors to perform operations. The operations include: generating, using the one or more processors, a plurality of child processes according to a number of programmable dies of the multi-die device, each of the plurality of child processes corresponding to a respective programmable die of the multi-die device, wherein the plurality of child processes execute on different processors; partitioning a design for the multi-die device into a plurality of portions, each of the portions to be used to configure one of the programmable dies of the multi-die device; transmitting the plurality of portions of the design to the plurality of child processes for placement; and receiving placements from the plurality of child processes.
    Type: Grant
    Filed: February 20, 2020
    Date of Patent: May 11, 2021
    Assignee: XILINX, INC.
    Inventors: Paul D. Kundarewich, Grigor S. Gasparyan, Mehrdad Eslami Dehkordi, Guenter Stenz, Zhaoxuan Shen, Amish Pandya
  • Patent number: 10976801
    Abstract: In one embodiment, a processor includes: a plurality of cores to execute instructions, at least some of the plurality of cores to be allocated to a plurality of virtual machines (VMs); and a power controller coupled to the plurality of cores. The power controller may include a power distribution circuit to distribute an energy budget to the at least some of the plurality of cores according to priority information associated with the plurality of VMs. Other embodiments are described and claimed.
    Type: Grant
    Filed: September 20, 2018
    Date of Patent: April 13, 2021
    Assignee: Intel Corporation
    Inventors: Avinash Ananthakrishnan, Nikhil Gupta
  • Patent number: 10969839
    Abstract: Apparatuses, methods and storage medium associated with restricting current draw in wearable devices are disclosed herein. In embodiments, a wearable computing device may include a power source, one or more components coupled with each other and to the power source to perform wearable computing; and control circuitry coupled with the one or more components, the control circuitry to: identify a threshold selected based on a power consumption model of the wearable computing device; ascertain whether current draw from the power source is greater than the threshold; and restrict the current draw from the power source of the wearable computing device based on a signal output from one of the one or more components, in response to the current draw is ascertained to be greater than the threshold. Other embodiments may be disclosed or claimed.
    Type: Grant
    Filed: November 22, 2016
    Date of Patent: April 6, 2021
    Assignee: Intel Corporation
    Inventors: Devin Cass, David Niemira
  • Patent number: 10963036
    Abstract: Systems and method for idle loop detection and control are disclosed. A processor operates in operating modes including an active mode and a disabled mode, and an interconnect bus is coupled between the processor and one or more additional electronic circuits. Logic within the processor is coupled to snoop the interconnect bus, and the logic is programmed to detect a new idle loop based upon repeated instructions on the interconnect bus and to place the processor in the disabled mode based upon execution of the new idle loop, which represents a previously unknown idle loop for the processor. Further, the logic can be programmed to store state data for the processor when the new idle loop is detected, and the logic can also be programmed to place the processor in the active mode based upon detection of a wakeup event for the new idle loop on the interconnect bus.
    Type: Grant
    Filed: April 16, 2018
    Date of Patent: March 30, 2021
    Assignee: NXP USA, Inc.
    Inventors: Ashish Mathur, Sandeep Jain
  • Patent number: 10948968
    Abstract: In an embodiment, a processor includes a core to execute instructions, a power controller to control an operating frequency of the core, and a context filter logic coupled to the power controller to prevent a performance state change request from being granted by the power controller based at least in part on a context of a system including the processor. Other embodiments are described and claimed.
    Type: Grant
    Filed: January 23, 2019
    Date of Patent: March 16, 2021
    Assignee: Intel Corporation
    Inventor: Ghim Boon Lim
  • Patent number: 10942622
    Abstract: Disclosed are a method and a computer system for splitting and merging files via a motion input on a graphical user interface. The method comprises determining existence of a motion input; splitting the file into split multiple partial files based on pre-configurations; and generating multiple partial file icons representing the split multiple partial files on the graphical user interface. The multiple partial files may be subsequently merged together.
    Type: Grant
    Filed: April 3, 2019
    Date of Patent: March 9, 2021
    Assignee: International Business Machines Corporation
    Inventors: David S C Chen, Micky W T Chiang, Chao Y. Huang, Chia-Hsueh Lin, Der-Joung Wang