Design Entry Patents (Class 716/102)
-
Patent number: 9032346Abstract: Methods are provided to facilitate automated creation and management of design rule checking or DRC waiver descriptions. Embodiments include receiving a plurality of first checksums corresponding to respective first geometric element violations waived in association with a block of an integrated circuit design, the first checksums being based on a first version of at least one design verification rule and/or of the block, receiving a second checksum corresponding to a second geometric element violation associated with the block, the second checksum being based on a second version of the design verification rule and/or of the block, determining whether the second checksum corresponds to at least one of the first checksums, and, if the second checksum does not correspond to at least one first checksum, generating a waiver request for the second geometric element error.Type: GrantFiled: May 19, 2011Date of Patent: May 12, 2015Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Raymond A. Filippi, Paul Soh, Hui May Tan
-
Patent number: 9032350Abstract: A method for bypassing a defective through silicon via x in a group of n adjacent through silicon vias, includes receiving a plurality of relief signals to identify the defective through silicon via x, activating x?1 switch circuits to connect x?1 data circuits to through silicon vias 1 to x?1 in the group of n adjacent through silicon vias, activating n-x switch circuits to connect n-x data circuits to through silicon vias x+1 to n in the group of n adjacent through silicon vias, and activating a switch circuit to connect a data circuit to an auxiliary through silicon via which is adjacent through silicon via n in the group of n adjacent through silicon vias.Type: GrantFiled: July 8, 2014Date of Patent: May 12, 2015Assignee: PS4 Luxco S.A.R.L.Inventors: Kayoko Shibata, Hitoshi Miwa, Yoshihiko Inoue
-
Patent number: 9026961Abstract: Techniques for performing race logic synthesis on an integrated circuit (IC) are described herein. According to one aspect of the invention, ESL (electronic system level) and any HDL (hardware description language) design source files of an IC design are compiled into a design database. Race logic analysis is performed on the IC design to detect race logic, including race logic for IPC (inter-process communication) and IPS (inter-process synchronization) objects in the IC design, by a third-party tool and/or by the same host EDA (electronic design automation) tool that will be performing race logic synthesis on the IC design, if the latter has built-in race logic audit functions. Based on the race logic audit results, race logic synthesis is performed on the design database, and getting rid of all identified race logic in the IC design, including IPC- and IPS-related race logic.Type: GrantFiled: April 19, 2013Date of Patent: May 5, 2015Inventor: Terence Wai-Kwok Chan
-
Patent number: 9026960Abstract: The present invention is directed towards designing integrated circuit and provides systems and methods for lithography-aware floorplanning. According to one embodiment of the invention, a method for circuit floorplanning is provided. The method comprises generating a floorplan through a floorplanner, performing a lithography-analysis within the floorplanner on at least a portion of the floorplan, and generating one or more violations that result from the lithography-analysis. Some embodiment, in addition to viewing a floorplan, further comprise of modifying the floorplan. Furthermore, some embodiments provide a method that further comprises fixing the violations that result from the lithography analysis.Type: GrantFiled: November 8, 2012Date of Patent: May 5, 2015Assignee: Cadence Design Systems, Inc.Inventors: Chayan Majumder, Pawan Fangaria
-
Patent number: 9026962Abstract: An electronic design automation system combines features of discrete EDA/CAD systems and manufacturing systems into a monolithic system to enable a layperson to efficiently design, construct and have manufactured a specific class of custom electronic device, namely a computer processing unit with embedded software. A Graphical User Interface (GUI) is provided as the front-end to a Computer Aided Design (CAD) server that generates sophisticated control and manufacturing instructions that are delivered to a fabrication supply chain, which produces a specified device that is then transported via managed logistics into inventory and ordering systems at vendors for delivery to a designated customer.Type: GrantFiled: May 16, 2013Date of Patent: May 5, 2015Assignee: Gumstix, Inc.Inventors: Walter Gordon Kruberg, Neil C. MacMunn
-
Publication number: 20150121321Abstract: A method of preparing a programmable integrated circuit device for configuration using a high-level language includes compiling a plurality of virtual programmable devices from descriptions in said high-level language. the compiling includes compiling configurations of configurable routing resources from programmable resources of said programmable integrated circuit device, and compiling configurations of a plurality of complex function blocks from programmable resources of said programmable integrated circuit device. A machine-readable data storage medium may be encoded with a library of such compiled configurations. A virtual programmable device may include a stall signal network and routing switches of the virtual programmable device may include stall signal inputs and outputs.Type: ApplicationFiled: January 6, 2015Publication date: April 30, 2015Inventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Publication number: 20150115399Abstract: Device structures, fabrication methods, and design structures for a bipolar junction transistor. A semiconductor material layer is formed on a substrate and a mask layer is formed on the semiconductor material layer. The mask layer is patterned to form a plurality of openings to the semiconductor material layer. After the mask layer is formed and patterned, the semiconductor material layer is etched at respective locations of the openings to define a first trench, a second trench separated from the first trench by a first section of the semiconductor material layer defining a terminal of the bipolar junction transistor, and a third trench separated from the first trench by a second section of the semiconductor material layer defining an isolation pedestal. A trench isolation region is formed at a location in the substrate that is determined at least in part using the isolation pedestal as a positional reference.Type: ApplicationFiled: January 9, 2015Publication date: April 30, 2015Inventor: Qizhi Liu
-
Publication number: 20150121320Abstract: A system and method for providing an integrated circuit that integrates with and controls a device wherein the integrated circuit design is developed based on a selection of characteristics of the device. The system and method also provide software for establishing interoperability between the integrated circuit and a controller.Type: ApplicationFiled: December 29, 2014Publication date: April 30, 2015Inventor: Daniel Jakob Seidner
-
Publication number: 20150113487Abstract: A method of creating a datasheet includes obtaining integrated circuit data from at least one data source, creating a data structure including the integrated circuit data obtained from the at least one data source, and creating a datasheet using data contained in the data structure. The datasheet is created in a human-readable format.Type: ApplicationFiled: October 23, 2013Publication date: April 23, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Keith A. FORD, Rohit SHETTY, Sebastian T. VENTRONE
-
Patent number: 9015016Abstract: A 3-D multi-physics design environment (“3-D design environment”) for designing and simulating multi-physics devices such as MEMS devices is discussed. The 3-D design environment is programmatically integrated with a system modeling environment that is suitable for system-level design and simulation of analog-signal ICs, mixed-signal ICs and multi-physics systems. A parameterized MEMS device model is created in a 3-D graphical view in the 3-D design environment using parameterized model components that are each associated with an underlying behavioral model. After the MEMS device model is completed, it may be exported to a system modeling environment without subjecting the model to preliminary finite element meshing.Type: GrantFiled: November 25, 2008Date of Patent: April 21, 2015Assignee: Coventor, Inc.Inventors: Gunar Lorenz, Mattan Kamon
-
Publication number: 20150106774Abstract: An analysis unit analyzes a source code representing design data of a semiconductor device, and generates information (CDFG information) indicating the data and control flow of the semiconductor device. A high-level synthesis data generation unit acquires intermediate data (an object file), which is obtained by compiling the source code, generates intermediate data (an object file) by incorporating the CDFG information generated by the analysis unit into the acquired intermediate data, and outputs the generated intermediate data as high-level synthesis data.Type: ApplicationFiled: August 22, 2014Publication date: April 16, 2015Inventors: Atsushi YASUNAKA, Kimitoshi NIRATSUKA
-
Publication number: 20150100928Abstract: A system and method for reverse synthesizing an integrated circuit from a netlist. A netlist extracted from a device under review is received and converted to a connected graph. Blocks of cells are identified within the connected graph and a circuit model is formed from the blocks of cells, wherein forming includes iteratively building more complex blocks of cells from simpler blocks of cells.Type: ApplicationFiled: August 7, 2014Publication date: April 9, 2015Inventors: Parviz Saghizadeh, Thomas Allen Spargo, Robert T. Narumi, Mark W. Redekopp
-
Publication number: 20150097497Abstract: A light emitting device including a drive transistor that generates a drive current IDR of a current amount corresponding to a gate-source voltage IDR, a light emitting element that emits light at a luminance corresponding to the current amount of the drive current, and a control unit that controls the gate-source voltage according to a specified gradation is configured as follows. The gate-source voltage varies within a range between a first voltage value or more and a second voltage value or less. A third voltage value which is a gate-source voltage when a change rate of the drive current with respect to an environmental temperature change is a predetermined value or less is a voltage value out of the range. The first voltage value is a value of the third voltage value or more, and the second voltage value is a value of the third voltage value or less.Type: ApplicationFiled: September 24, 2014Publication date: April 9, 2015Inventor: Hitoshi OTA
-
Publication number: 20150084091Abstract: Device structures, fabrication methods, and design structures for tunnel field-effect transistors. A drain comprised of a first semiconductor material having a first band gap and a source comprised of a second semiconductor material having a second band gap are formed. A tunnel barrier is formed between the source and the drain. The second semiconductor material exhibits a broken-gap energy band alignment with the first semiconductor material. The tunnel barrier is comprised of a third semiconductor material with a third band gap larger than the first band gap and larger than the second band gap.Type: ApplicationFiled: November 26, 2014Publication date: March 26, 2015Inventors: Douglas M. Daley, Hoang H. Tran, Wayne H. Woods, JR., Ze Zhang
-
Publication number: 20150089461Abstract: An embodiment of the invention introduces a method for generating schematic diagrams, executed by a processing unit of an apparatus, which comprises the following steps. A pin-editing interface comprising a data table is generated to assist a user to configure pin settings. A user setting is obtained via the pin-editing interface, and a schematic diagram is generated on a display unit according to the obtained user setting.Type: ApplicationFiled: November 19, 2013Publication date: March 26, 2015Applicant: WISTRON CORP.Inventors: Feng-Ling Lin, Wen-Jui Kuo, Lee-Chieh Kang
-
Patent number: 8990753Abstract: A circuit layout adjusting method is provided. A data file is generated according to a circuit board engineering drawing. The dada file includes at least one parameter of the circuit board engineering drawing. The data file is imported to a circuit layout drawing. At least one corresponding parameter of the circuit layout drawing are adjusted according to the data file.Type: GrantFiled: June 11, 2013Date of Patent: March 24, 2015Assignee: Wistron CorporationInventor: Yen-Chia Huang
-
Publication number: 20150076704Abstract: In a particular embodiment, a method includes forming a second hardmask layer adjacent to a first sidewall structure and adjacent to a mandrel of a semiconductor device. A top portion of the mandrel is exposed prior to formation of the second hardmask layer. The method further includes removing the first sidewall structure to expose a first portion of a first hardmask layer. The method also includes etching the first portion of the first hardmask layer to expose a second portion of a dielectric material. The method also includes etching the second portion of the dielectric material to form a first trench. The method also includes forming a first metal structure within the first trench.Type: ApplicationFiled: September 13, 2013Publication date: March 19, 2015Applicant: QUALCOMM IncorporatdInventors: Stanley Seungchul Song, Choh Fei Yeap, Zhongze Wang, John Jianhong Zhu
-
Patent number: 8984455Abstract: An embodiment of the invention introduces a method for generating schematic diagrams, executed by a processing unit of an apparatus, which comprises the following steps. A pin-editing interface comprising a data table is generated to assist a user to configure pin settings. A user setting is obtained via the pin-editing interface, and a schematic diagram is generated on a display unit according to the obtained user setting.Type: GrantFiled: November 19, 2013Date of Patent: March 17, 2015Assignee: Wistron Corp.Inventors: Feng-Ling Lin, Wen-Jui Kuo, Lee-Chieh Kang
-
Patent number: 8972923Abstract: Embodiments of the invention provide a method of automatically generating a hardware stream processor design including plural processes and interconnect between the plural processes to provide data paths between the plural processes, the method comprising: providing an input designating processes to be performed by the stream processor; automatically optimizing parameters associated with the interconnect between processes within the design so as to minimise hardware requirements whilst providing the required functionality; and generating an optimized design in accordance with the optimization.Type: GrantFiled: February 8, 2011Date of Patent: March 3, 2015Assignee: Maxeler Technologies Ltd.Inventor: Robert Gwilym Dimond
-
Method and system for checking the inter-chip connectivity of a three-dimensional integrated circuit
Patent number: 8972916Abstract: A method for checking the inter-chip connectivity of a three-dimensional (3D) integrated circuit (IC) generally comprises receiving a design file for each of a plurality of chips of the 3D IC and generating a plurality of inter-layer ports to be shared between at least two of the of chips based on the design files for each of the chips. A layout without the share ports for each of the chips based on the design files for each of the chips is generated and a layout versus schematic (LVS) check is conducted for each of the generated layouts by using the identified inter-layer ports.Type: GrantFiled: December 5, 2013Date of Patent: March 3, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yao-Jen Hsieh, Kai-Ming Liu -
Patent number: 8972924Abstract: A method for changing, by using a computer, an arrangement of strings that are arranged along an inner periphery of a graphic and partially overlap one another is offered. The computer arranges the strings in a radial pattern from a reference point determined within the graphic, determines whether overlapping strings are present, and moves the reference point in a direction to separate from the overlapping strings when the computer determines that the overlapping strings are present.Type: GrantFiled: December 13, 2012Date of Patent: March 3, 2015Assignee: Fujitsu LimitedInventors: Kenichi Nishimura, Minoru Yabumoto, Naoto Toda
-
Publication number: 20150054100Abstract: Micro-Electro-Mechanical System (MEMS) structures, methods of manufacture and design structures are provided. The method of forming a MEMS structure includes forming a wiring layer on a substrate comprising actuator electrodes and a contact electrode. The method further includes forming a MEMS beam above the wiring layer. The method further includes forming at least one spring attached to at least one end of the MEMS beam. The method further includes forming an array of mini-bumps between the wiring layer and the MEMS beam.Type: ApplicationFiled: October 21, 2014Publication date: February 26, 2015Inventors: Christopher V. JAHNES, Anthony K. STAMPER
-
Patent number: 8966413Abstract: A chip generator according to an embodiment of the present invention codifies designer knowledge and design trade-offs into a template that can be used to create many different chips. Like reconfigurable designs, an embodiment of the present invention fixes the top level system architecture, amortizes software and validation and design costs, and enables a rich system simulation environment for application developers. Meanwhile, below the top level, the developer can “program” the individual inner components of the architecture. Unlike reconfigurable chips, a chip generator according to an embodiment of the present invention, compiles the program to create a customized chip. This compilation process occurs at elaboration time—long before silicon is fabricated. The result is a framework that enables more customization of the generated chip at the architectural level because additional components and logic can be added if the customization process requires it.Type: GrantFiled: February 17, 2012Date of Patent: February 24, 2015Assignee: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Ofer Shacham, Mark Horowitz, Stephen Richardson
-
Patent number: 8966414Abstract: An environment and method are provided for designing and implementing a circuit comprising an integrated circuit (IC) including a number of parametric analog elements for which operating parameters can be set. Generally, the method comprises: specifying requirements for the circuit including physical properties to be sensed by the circuit and actions to be taken by the circuit; designing the circuit based on the specified requirements and resources available on the IC; and setting parameters of at least one of the parametric analog circuit elements of the IC based on the circuit design. In one embodiment, the specifying, designing, and setting parameters steps are performed using a computer executable code embodied in a computer readable medium on a server coupled to a client computer through an internet protocol network. Other embodiments are also provided.Type: GrantFiled: May 28, 2010Date of Patent: February 24, 2015Assignee: Cypress Semiconductor CorporationInventors: David A. LeHoty, Antonio Visconti
-
Publication number: 20150048416Abstract: Silicon controlled rectifiers (SCR), methods of manufacture and design structures are disclosed herein. The method includes forming a common P-well on a buried insulator layer of a silicon on insulator (SOI) wafer. The method further includes forming a plurality of silicon controlled rectifiers (SCR) in the P-well such that N+ diffusion cathodes of each of the plurality of SCRs are coupled together by the common P-well.Type: ApplicationFiled: October 29, 2014Publication date: February 19, 2015Inventors: Michel J. ABOU-KHALIL, Kiran V. CHATTY, Robert J. GAUTHIER, JR., Junjun LI
-
Publication number: 20150042418Abstract: Switchable and/or tunable filters, methods of manufacture and design structures are disclosed herein. The method of forming the filters includes forming at least one piezoelectric filter structure comprising a plurality of electrodes formed on a piezoelectric substrate. The method further includes forming a micro-electro-mechanical structure (MEMS) comprising a MEMS beam formed above the piezoelectric substrate and at a location in which, upon actuation, the MEMS beam shorts the piezoelectric filter structure by contacting at least one of the plurality of electrodes.Type: ApplicationFiled: October 24, 2014Publication date: February 12, 2015Inventors: James W. ADKISSON, Panglijen CANDRA, Thomas J. DUNBAR, Jeffrey P. GAMBINO, Mark D. JAFFE, Anthony K. STAMPER, Randy L. WOLF
-
Patent number: 8954903Abstract: An electronic design automation (EDA) tool for adding a feature to a target parameterized cell (pcell) in an electronic circuit design includes a memory that stores the electronic circuit design, and a processor in communication with the memory. The processor defines a specification of an add-on pcell. The specification includes a feature to be added to the target pcell. The processor reads the properties associated with the target pcell and generates the add-on pcell based on its specification and the properties of the target pcell. The add-on pcell then is instantiated and bound to the target pcell, which adds the feature to the target pcell.Type: GrantFiled: October 28, 2013Date of Patent: February 10, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Amar Kumar Yadav, Indu Bala, Zameer Iqbal, Dwarka Prasad
-
Patent number: 8954909Abstract: A system and methods are provided for verifying a hardware design for an electronic circuit. The method may include: providing a hardware design description for the electronic circuit; extracting a set of design constraints from the hardware design description, where the set of design constraints represents the electronic circuit in terms of signals and logical operations performed on the signals; creating an abstraction model from the set of design constraints, where the abstraction model abstracts one or more of the logical operations in the set of design constraints by replacing the abstracted logical operations with uninterpreted functions; and property checking the abstraction model in relation to one or more design properties. When a violation in the electronic circuit is detected by the property checking step, the feasibility of the violation is then checked and, if the violation is deemed infeasible, the abstraction model is refined.Type: GrantFiled: December 3, 2013Date of Patent: February 10, 2015Assignee: The Regents of the University of MichiganInventors: Zaher Andraus, Karem A. Sakallah, Mark Liffiton
-
Publication number: 20150040085Abstract: A method and system for generating and matching complex series and/or parallel combinations of nominally identical initial elements to achieve an arbitrary compound value is disclosed. A recursive algorithm successively adds one or more similar nominal two-terminal elements to generate a series and/or parallel compound combination of nominal elements, the compound combination having a desired impedance. The compound value, and thus the ratio between two compound values, can be determined to almost any desired degree of accuracy, with potential errors greatly reduced from those typical in the construction of individual elements of different values. Since the initial elements are nominally identical, the compound value, and the ratio between values, depends primarily upon the connections of the initial elements, rather than their geometry, and thus remain virtually constant regardless of variations in the manufacturing process.Type: ApplicationFiled: July 30, 2014Publication date: February 5, 2015Inventor: A. Martin Mallinson
-
Publication number: 20150035112Abstract: Disclosed are guard ring structures with an electrically insulated gap in a substrate to reduce or eliminate device coupling of integrated circuit chips, methods of manufacture and design structures. The method includes forming a guard ring structure comprising a plurality of metal layers within dielectric layers. The method further includes forming diffusion regions to electrically insulate a gap in a substrate formed by segmented portions of the guard ring structure.Type: ApplicationFiled: October 22, 2014Publication date: February 5, 2015Inventors: Robert L. BARRY, Phillip F. CHAPMAN, Jeffrey P. GAMBINO, Michael L. GAUTSCH, Mark D. JAFFE, Kevin N. OGG, Bradley A. ORNER
-
Patent number: 8949751Abstract: A method for visually verifying an implementation of a design is described. The method includes integrating logical design data, physical design data, and physical implementation data into a common data format and graphically displaying the commonly formatted data to provide a visualization of the design, the visualization including a spatial context component associated with the physical implementation data.Type: GrantFiled: December 9, 2008Date of Patent: February 3, 2015Assignee: The Boeing CompanyInventors: Brent Hadley, Patrick Jan Eames, Michael Patrick Sciarra, Charles Mark Williams
-
Patent number: 8949806Abstract: A system comprises a plurality of computation units interconnected by an interconnection network.Type: GrantFiled: August 17, 2012Date of Patent: February 3, 2015Assignee: Tilera CorporationInventors: Walter Lee, Robert A. Gottlieb, Vineet Soni, Anant Agarwal, Richard Schooler
-
Patent number: 8943448Abstract: A hardware model database is identified which stores a graph-based common representation of a hardware design that includes hardware module nodes each representative of a unique module of the hardware design and associated with one or more instances of the unique module. Additionally, a signal dump resulting from a simulation of a logic code model of the hardware design is identified. Each instance of each unique module is identified using the hardware model database, and for each assertion condition included therein, a corresponding value for the assertion condition is determined from the signal dump. Further, a construct of the hardware design corresponding to each instance of each unique module is conditionally displayed by a debugger application, based on the determined values of the corresponding assertion conditions included in the instance of the unique module.Type: GrantFiled: May 23, 2013Date of Patent: January 27, 2015Assignee: NVIDIA CorporationInventor: Robert Anthony Alfieri
-
Publication number: 20150008559Abstract: Bipolar junction transistors and design structures for a bipolar junction transistor. The bipolar junction transistor may include a plurality of emitters that are arranged in distinct emitter fingers. A silicide layer is formed that covers an extrinsic base layer of the bipolar junction transistor and that fills the gaps between adjacent emitters. Non-conductive spacers on the emitter sidewalls electrically insulate the emitters from the silicide layer. The emitters extend through the extrinsic base layer and the silicide layer to contact the intrinsic base layer. The emitters may be formed using sacrificial emitter pedestals in a replacement-type process.Type: ApplicationFiled: September 25, 2014Publication date: January 8, 2015Inventors: Renata Camillo-Castillo, David L. Harame, Qizhi Liu, Ramana M. Malladi, John J. Pekarik
-
Publication number: 20150008487Abstract: Junction field-effect transistors and design structures for a junction field-effect transistor. A source and a drain of the junction field-effect transistor are comprised of a semiconductor material grown by selective epitaxy and in direct contact with a top surface of a semiconductor layer. A gate is formed that is aligned with a channel laterally disposed in the semiconductor layer between the source and the drain. The source, the drain, and the semiconductor layer are each comprised of a second semiconductor material having an opposite conductivity type from a first semiconductor material comprising the gate.Type: ApplicationFiled: September 25, 2014Publication date: January 8, 2015Inventors: Kevin K. Chan, John J. Ellis-Monaghan, David L. Harame, Qizhi Liu, John J. Pekarik
-
Publication number: 20150008558Abstract: Device structures and design structures for a bipolar junction transistor. An intrinsic base is formed on the substrate, a terminal is formed on the intrinsic base, and an extrinsic base is formed that is arranged in juxtaposition with the intrinsic base on the substrate. The intrinsic base and terminal are respectively comprised of first and second semiconductor materials.Type: ApplicationFiled: September 24, 2014Publication date: January 8, 2015Inventors: David L. Harame, Qizhi Liu
-
Patent number: 8930861Abstract: A system, method, and computer program product are provided for creating a hardware design. In use, one or more parameters are received, where at least one of the parameters corresponds to an interface protocol. Additionally, a data flow is constructed based on the one or more parameters. Further, an indication of one or more control constructs is received, where a hardware design is capable of being created, utilizing the constructed data flow and the one or more control constructs.Type: GrantFiled: April 23, 2013Date of Patent: January 6, 2015Assignee: NVIDIA CorporationInventor: Robert Anthony Alfieri
-
Patent number: 8930868Abstract: Methods and apparatuses for routing traces in a layout design, such as for example a layout design for an integrated circuit, are disclosed. In various implementations, a group of netlines within a layout design and a freeform sketch are identified. Subsequently, the netlines are routed as traces according to the freeform sketch. More particularly, the geometry of the traces is determined by approximating the geometry of the freeform sketch. Various implementations of the invention provide for the netlines to be routed by an automated trace routing engine. With further implementations of the invention, ball grid array escapes and trace fanouts are additionally routed. For example, ball grid array escapes may be routed prior to netlines being routed according to the freeform sketch. In further implementations of the invention, the freeform sketch is deleted after the traces have been routed.Type: GrantFiled: July 8, 2009Date of Patent: January 6, 2015Assignee: Mentor Graphics CorporationInventors: Henry Potts, Mikhail Y. Zuzin, Charles I. Pfeil
-
Patent number: 8924913Abstract: A method of displaying a schematic diagram of an integrated circuit design is disclosed. The integrated circuit design includes a plurality of logic blocks and the schematic diagram may include a plurality of connections between respective pairs or groups of the logic blocks. The method includes identifying a plurality of interconnect lines that is adapted to schematically illustrate the plurality of connections. Selected interconnect lines out of the plurality of interconnect lines is identified. Portions of the selected interconnect lines may be channeled through a global connection line on the schematic diagram. The global connection line may be a graphical line that spans from one edge of the schematic diagram to another.Type: GrantFiled: June 20, 2013Date of Patent: December 30, 2014Assignee: Altera CorporationInventors: Denis Chuan Hu Goh, Choi Phaik Chin, Goet Kwone Ong
-
Patent number: 8924899Abstract: A system and method for providing an integrated circuit that integrates with and controls a device wherein the integrated circuit design is developed based on a selection of characteristics of the device. The system and method also provide software for establishing interoperability between the integrated circuit and a controller.Type: GrantFiled: May 23, 2013Date of Patent: December 30, 2014Inventor: Daniel Jakob Seidner
-
Publication number: 20140375353Abstract: Exemplary systems, methods and computer-accessible mediums can encrypting a circuit by determining at least one location to insert at least one gate in the circuit using a fault analysis, and inserting the at least one gate in at least one section of the at least one location. The determination can include an iterative procedure that can be a greedy iterative procedure. The determination can be based on an effect of the particular location on a maximum number of outputs of the circuit.Type: ApplicationFiled: January 7, 2013Publication date: December 25, 2014Applicant: New York UniversityInventor: New York University
-
Publication number: 20140380257Abstract: A technique for generating pushdown data comprises performing logical pushdown of circuit elements and nets and detecting physical pushdown based on partition boundary crossings. Geometry associated with one logical level may be used as a keep-out region for the same physical layer when generating physical design of a different logical level. The technique may advantageously enable concurrent design in both top-level and low-level physical design phases, thereby reducing overall design cycle time in developing an integrated circuit.Type: ApplicationFiled: June 19, 2013Publication date: December 25, 2014Inventors: Vikas AGRAWAL, Shrivathsa BHARGAVRAVICHANDRAN, Binh PHAM, Jay CHEN, Sridhar KRISHNAMURTHY, Umang SHAH, Chi Keung LEE
-
Patent number: 8918748Abstract: A method for performing latency optimization on a system design to be implemented on a target device includes inserting a variable latency indicator in the system design at a place where latency can be varied. The system design includes pipeline registers at the place where the variable latency indicator is inserted. Latency optimization is then automatically performed on the system design, during a computer aided design flow performed by an electronic Design Automation (EDA) tool, by varying the number of the pipeline registers at the variable latency indicator to obtain optimized latency without affecting system performance of the system design.Type: GrantFiled: August 24, 2012Date of Patent: December 23, 2014Assignee: Altera CorporationInventors: Gordon Raymond Chiu, Deshanand Singh
-
Patent number: 8914759Abstract: Systems and techniques for creating a circuit abstraction are described. During operation, an embodiment can identify a set of side loads based on a set of timing paths. According to one definition, a side load of a timing path is a circuit element that is not on the timing path (i.e., the timing path does not pass through the circuit element), but whose input is electrically connected to an output of at least one circuit element that is on the timing path. Next, the embodiment can creating the circuit abstraction by retaining circuit elements and nets on each timing path in the set of timing paths, and retaining an identifier for each side load in the set of side loads. The circuit abstraction can then be used to update timing information during one or more stages of an electronic design automation flow.Type: GrantFiled: March 22, 2013Date of Patent: December 16, 2014Assignee: Synopsys, Inc.Inventors: Russell Segal, Peiqing Zou
-
Patent number: 8910100Abstract: The subject system and method are generally directed to the user-friendly insertion of at least one device, and optionally chains of devices, into at least one pre-existing chain of interconnected devices within a graphical representation of a circuit design such as a circuit layout, circuit mask, or a schematic. The system and method provide for discerning the intended insertion points and performing remedial transformations of the devices within the chains to ensure compliance with both structural and operational requirements of the circuit design.Type: GrantFiled: July 22, 2014Date of Patent: December 9, 2014Assignee: Cadence Design Systems, Inc.Inventors: Thomas Wilson, Arnold Ginetti, Kenneth Ferguson, Yuan-Kai Pei
-
Publication number: 20140351774Abstract: A system and method for providing an integrated circuit that integrates with and controls a device wherein the integrated circuit design is developed based on a selection of characteristics of the device. The system and method also provide software for establishing interoperability between the integrated circuit and a controller.Type: ApplicationFiled: May 23, 2013Publication date: November 27, 2014Inventor: Daniel Jakob Seidner
-
Publication number: 20140351775Abstract: A hardware model database is identified which stores a graph-based common representation of a hardware design that includes hardware module nodes each representative of a unique module of the hardware design and associated with one or more instances of the unique module. Additionally, a signal dump resulting from a simulation of a logic code model of the hardware design is identified. Each instance of each unique module is identified using the hardware model database, and for each assertion condition included therein, a corresponding value for the assertion condition is determined from the signal dump. Further, a construct of the hardware design corresponding to each instance of each unique module is conditionally displayed by a debugger application, based on the determined values of the corresponding assertion conditions included in the instance of the unique module.Type: ApplicationFiled: May 23, 2013Publication date: November 27, 2014Applicant: NVIDIA CorporationInventor: Robert Anthony Alfieri
-
Patent number: 8898618Abstract: The interactive grouping tool offers the flexibility to simplify the schematic diagram of an integrated circuit (IC) design by grouping circuit elements that are not specified to be of interest into entities of any size. Circuit elements of various types and functionalities, including ports and pins, can be combined together into the same entity without modifying the underlying design logic and connectivity. By grouping and hiding the unnecessary details, the tool reduces clutter in a schematic diagram and greatly eases the process of traversing, debugging, and analyzing the schematic diagram. Users can choose to dynamically group the circuit elements on the schematic diagram without going through any compilation or synthesis process. Users can also choose to revert any of the entities back to the original schematic diagram with the ungrouping operation. For specific or batch manipulation of the schematic diagram, the tool provides a scripting interface for users to enter commands.Type: GrantFiled: March 26, 2009Date of Patent: November 25, 2014Assignee: Altera CorporationInventors: Choi Phaik Chin, Denis Chuan Hu Goh
-
Patent number: 8893063Abstract: A semiconductor integrated circuit including a circuit for adaptive power supply regulation and designed using a process that increases operating speed used for characterizing circuit operation at a slow corner. In some embodiments a slow corner voltage is set to a higher than expected level for timing analysis performed by automated design tools.Type: GrantFiled: April 9, 2013Date of Patent: November 18, 2014Assignee: QUALCOMM IncorporatedInventors: Behnam Malek-Khosravi, Michael Brunolli
-
Patent number: 8893069Abstract: A computer-implemented method is disclosed for layout pattern or layout constraint reuse by identifying sub-circuits with identical or similar schematic structure based on a topology comparison strategy. The selected sub-circuit is transformed into a topology representing the relative positions among the instances of the selected sub-circuit. Based on the topology, one or more sub-circuits with identical or similar topologies in a predefined scope of a schematic are recognized and identified. Accordingly, the layout or the layout constraint of the selected sub-circuit is copied and associated to each of the identified sub-circuits. Furthermore, once the sub-circuits are identified, they can be listed on a user interface with notations to allow users to confirm each of the identified sub-circuits respectively.Type: GrantFiled: October 6, 2012Date of Patent: November 18, 2014Assignees: Synopsys, Inc., Synopsys Taiwan Co., Ltd.Inventors: Yu-Chi Su, Ming-I Lai, Hsiao-Tzu Lu