Logic Circuit Synthesis (mapping Logic) Patents (Class 716/104)
-
Publication number: 20150070048Abstract: Structures, methods, and systems for designing and verifying integrated circuits including redundant logic blocks are provided. An integrated circuit includes selection logic and selectable logic blocks that are individually controllable by the selection logic. The selectable logic blocks include respective instances of a redundant logic block, and respective instances of an interface logic block that selectively disable the redundant logic blocks in the integrated circuit.Type: ApplicationFiled: September 6, 2013Publication date: March 12, 2015Applicant: International Business Machines CorporationInventors: Kevin W. GORMAN, Steven F. OAKLAND, Michael R. OUELLETTE, Steven J. URISH
-
Patent number: 8977996Abstract: A design apparatus generates an optimal design condition by design space exploration. The apparatus including a source code parsing (301) which parses source code and generates a parse tree, a cluster generation task (302) which generates clusters based on the parse tree, each of the clusters including a group of source codes which can operate independently, a log file task (303) which generates a log file based on a structure of the cluster, and a comparison task (304) which compares a first log file of a previous cluster with a second log file of a current cluster and re-uses previous exploration result based on a comparison result, the first log file being obtained from a previous design space exploration, the second log file being generated from a current operation.Type: GrantFiled: October 28, 2010Date of Patent: March 10, 2015Assignee: NEC CorporationInventor: Benjamin Carrion Schafer
-
Patent number: 8977997Abstract: Systems and methods of using hardware to simulate software, specifically the semantic operations defined in HDL simulation languages. Traditional software HDL simulation kernel operations of advancing time, activating threads in response to notified events, and scheduling those threads of execution are handled via a simulation controller. The simulation controller is comprised of a timing wheel, an event-processor, a thread/process dispatch engine, a token processor, and a resource-allocator. These components work together with a control logic component to perform the semantic operations of an HDL software kernel.Type: GrantFiled: March 15, 2013Date of Patent: March 10, 2015Assignee: Mentor Graphics Corp.Inventors: Arthur Jesse Stamness, Brian Etscheid, Randy Misustin
-
Patent number: 8977994Abstract: A system and method of designing an integrated circuit capable of deriving timing constraints for individual block-level circuits of an integrated circuit that are derived from the chip-level timing constraints and analysis. The block-level timing constraints are in the form of one or more logical timing constraint points at the input and output ports of block-level circuits. Each logical timing constraint points specifies a clock source used to clock data through the port, a delay parameter specifying data propagation delay backward from an input port and forward from an output port, and any timing exception associated with the data path. Using the logical timing constraint point, the circuit design system performs independent timing analysis and optimization of each block-level circuit. The system then reassembles the block-level circuits into a modified chip-level circuit for which timing closure can be achieved.Type: GrantFiled: December 31, 2010Date of Patent: March 10, 2015Assignee: Cadence Design Systems, Inc.Inventors: Oleg Levitsky, Chien-Chu Kuo, Dinesh Gupta
-
Patent number: 8977999Abstract: Methods and systems for determining a numerical delay model based on one or more discretized delay models are described. A discretized delay model is a delay model in which the delay behavior is represented using a set of discrete data points of delay behavior. A numerical delay model is a delay model that can be used by a numerical solver to optimize a cost function. In general, computing delay using a numerical delay model is significantly faster than computing delay using discretized delay models. This performance improvement is important when optimizing a design for various metrics like timing, area and leakage power, because repeated delay computations are required in circuit optimization approaches.Type: GrantFiled: April 7, 2014Date of Patent: March 10, 2015Assignee: Synopsys, Inc.Inventors: Mahesh A. Iyer, Amir H. Mottaez
-
Patent number: 8966413Abstract: A chip generator according to an embodiment of the present invention codifies designer knowledge and design trade-offs into a template that can be used to create many different chips. Like reconfigurable designs, an embodiment of the present invention fixes the top level system architecture, amortizes software and validation and design costs, and enables a rich system simulation environment for application developers. Meanwhile, below the top level, the developer can “program” the individual inner components of the architecture. Unlike reconfigurable chips, a chip generator according to an embodiment of the present invention, compiles the program to create a customized chip. This compilation process occurs at elaboration time—long before silicon is fabricated. The result is a framework that enables more customization of the generated chip at the architectural level because additional components and logic can be added if the customization process requires it.Type: GrantFiled: February 17, 2012Date of Patent: February 24, 2015Assignee: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Ofer Shacham, Mark Horowitz, Stephen Richardson
-
Patent number: 8966415Abstract: The present invention discloses methods and apparatuses to design an integrated circuit. According to one aspect, a method of designing an integrated circuit comprises determining a state of a design of the integrated circuit at a high level design representation of the integrated circuit, wherein the state of the design of the integrated circuit comprises a netlist with at least one of timing data, resource information, placement information, routing information, and power data. The method further comprises determining a first transform for the state, changing the state of the design at the high level design representation of the integrated circuit using the first transform, and determining a second transform based on the changed state.Type: GrantFiled: October 25, 2013Date of Patent: February 24, 2015Assignee: Synopsys, Inc.Inventors: Kenneth S. McElvain, Benoit Lemonnier, William Halpin
-
Patent number: 8966416Abstract: Technology for finite-state machine (FSM) encoding during design synthesis for a circuit is disclosed. The encoding of the FSM may include determining values of a multi-bit state register that are to represent particular states of the FSM. These values may be determined based on possible states of the FSM, possible transitions between the states, probabilities of particular transitions occurring, amounts of false switching associated with particular transitions, area estimates for logic respectively associated with states of the FSM, and/or the like. The values may also be determined based on power considerations, such as estimated power consumption for the circuit. The design synthesis may include generation of a structural description of the encoded FSM.Type: GrantFiled: March 5, 2014Date of Patent: February 24, 2015Assignee: Cadence Design Systems, Inc.Inventor: Casimir C. Klimasauskas
-
Patent number: 8966414Abstract: An environment and method are provided for designing and implementing a circuit comprising an integrated circuit (IC) including a number of parametric analog elements for which operating parameters can be set. Generally, the method comprises: specifying requirements for the circuit including physical properties to be sensed by the circuit and actions to be taken by the circuit; designing the circuit based on the specified requirements and resources available on the IC; and setting parameters of at least one of the parametric analog circuit elements of the IC based on the circuit design. In one embodiment, the specifying, designing, and setting parameters steps are performed using a computer executable code embodied in a computer readable medium on a server coupled to a client computer through an internet protocol network. Other embodiments are also provided.Type: GrantFiled: May 28, 2010Date of Patent: February 24, 2015Assignee: Cypress Semiconductor CorporationInventors: David A. LeHoty, Antonio Visconti
-
Publication number: 20150046889Abstract: Embodiments of a system and method for generating an image configured to program a parallel machine from source code are disclosed. One such parallel machine includes a plurality of state machine elements (SMEs) grouped into pairs, such that SMEs in a pair have a common output. One such method includes converting source code into an automaton comprising a plurality of interconnected states, and converting the automaton into a netlist comprising instances corresponding to states in the automaton, wherein converting includes pairing states corresponding to pairs of SMEs based on the fact that SMEs in a pair have a common output. The netlist can be converted into the image and published.Type: ApplicationFiled: July 18, 2014Publication date: February 12, 2015Inventors: Junjuan Xu, Paul Glendenning
-
Patent number: 8954914Abstract: A layout for an integrated circuit is designed by assigning physical design attributes including locations to a selected subset of placeable objects in the circuit netlist, prior to any physical synthesis. A layout abstract is displayed in a graphical user interface to allow the designer to visually inspect a layout abstract which shows the selected objects at their assigned locations. After making any desired modifications to the object locations, the location information can be formatted as a synthesis input file. Physical synthesis is then carried out while maintaining fixed locations for the selected objects according to the assigned locations. Physical design attributes can include coordinates and an orientation. The selected subset of placeable objects can constitute an identified datapath of the integrated circuit design.Type: GrantFiled: April 2, 2013Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: John T. Badar, David W. Lewis, Michael H. Wood, Matthew M. Ziegler
-
Patent number: 8954906Abstract: A method for designing a system to be implemented on a target device includes performing a first synthesis run on an entire design of a system with a first setting to generate a first cell netlist for the entire design of the system. A second synthesis run is performed on the entire design for the system with a second setting and is performed in parallel with the first synthesis procedure to generate a second cell netlist for the entire design of the system. A merged cell netlist is generated that includes a first section of logic from the first netlist and a second section of logic from the second cell netlist.Type: GrantFiled: January 10, 2014Date of Patent: February 10, 2015Assignee: Altera CorporationInventors: Gregg William Baeckler, Babette Van Antwerpen
-
Patent number: 8954905Abstract: In one embodiment of the invention, a physical layout wire-load algorithm is used to generate a wire-load model based on physical data including aspect ratio and wire definitions defined in a physical library. The physical layout estimator is utilized to dynamically produce the physical layout wire-load model and to calculate net length and delay for each optimization iteration.Type: GrantFiled: October 14, 2013Date of Patent: February 10, 2015Assignee: Cadence Design Systems, Inc.Inventors: Hurley Song, Denis Baylor, Matthew Robert Rardon
-
Patent number: 8954903Abstract: An electronic design automation (EDA) tool for adding a feature to a target parameterized cell (pcell) in an electronic circuit design includes a memory that stores the electronic circuit design, and a processor in communication with the memory. The processor defines a specification of an add-on pcell. The specification includes a feature to be added to the target pcell. The processor reads the properties associated with the target pcell and generates the add-on pcell based on its specification and the properties of the target pcell. The add-on pcell then is instantiated and bound to the target pcell, which adds the feature to the target pcell.Type: GrantFiled: October 28, 2013Date of Patent: February 10, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Amar Kumar Yadav, Indu Bala, Zameer Iqbal, Dwarka Prasad
-
Patent number: 8949763Abstract: A system for computer-aided design (CAD) of an integrated circuit (IC) uses a computer. The computer is configured to optimize placement, routing, and/or region configuration of the integrated circuit (IC) by maximizing a number of low-power regions in the integrated circuit (IC).Type: GrantFiled: September 30, 2008Date of Patent: February 3, 2015Assignee: Altera CorporationInventor: Ryan Fung
-
Patent number: 8949806Abstract: A system comprises a plurality of computation units interconnected by an interconnection network.Type: GrantFiled: August 17, 2012Date of Patent: February 3, 2015Assignee: Tilera CorporationInventors: Walter Lee, Robert A. Gottlieb, Vineet Soni, Anant Agarwal, Richard Schooler
-
Patent number: 8949759Abstract: In accordance with the present invention there are provided herein asynchronous reconfigurable logic fabrics for integrated circuits and methods for designing asynchronous circuits to be implemented in the asynchronous reconfigurable logic fabrics.Type: GrantFiled: November 4, 2013Date of Patent: February 3, 2015Assignee: Achronix Semiconductor CorporationInventors: Rajit Manohar, Clinton W. Kelly
-
Patent number: 8943447Abstract: A method is provided for a synthesizing In RTL, a logic circuit and for manufacturing an integrated circuit for performing a sum of addends with faithful rounding. In this, optimization constraints for a value of bits which may be discarded and a constant to include in a sum of addends are determined (20). Next, the maximum number of whole columns that can be removed from the sum of addends array is derived (22) and those columns are discarded (24). Next, a number of bits which can be removed from the least significant column is derived (26) and these bits are discarded (28). The constant is included in the sum of addends and a logic array synthesized in RTL (31) before manufacturing an integrated circuit.Type: GrantFiled: June 19, 2013Date of Patent: January 27, 2015Assignee: Imagination Technologies, LimitedInventors: Theo Alan Drane, Thomas Rose
-
Patent number: 8938700Abstract: Data-driven processing of a circuit design includes converting each pattern of one or more input patterns from a first format into a second format. Each pattern identifies one or more inputs and one or more outputs and specifies each function that generates each of the one or more outputs from the one or more inputs. Each pattern of the second format is stored in a database. An input circuit design is searched for circuit design elements that match patterns in the database. Data indicative of each pattern in the database that matches a circuit design element is output.Type: GrantFiled: February 7, 2013Date of Patent: January 20, 2015Assignee: Xilinx, Inc.Inventors: Elliott Delaye, Alireza S. Kaviani, Ashish Sirasao, Yinyi Wang
-
Patent number: 8938707Abstract: The various embodiments herein provide a method and a system for creating a verification plan in executable structure for verifying a product specification using a web user interface. The method comprises collecting the input parameters through a web user interface. The input parameters are stored in a temporary storage are converted to an object with a format such as XML. An interconnected structure of the related objects is created and transformed into a plurality of complex objects for generating a plurality of features. The stored information is fetched and processed by inserting the structure values into a permanent file based on header tag to identify an object. An output for the processed information is generated and displayed through the web user interface. The milestones of the product are directly mapped to the features for generating the features of the product.Type: GrantFiled: June 28, 2012Date of Patent: January 20, 2015Assignee: WhizChip Design Technologies Pvt. Ltd.Inventors: Vishwarao Tadagalale, Ravishankar Rajarao
-
Patent number: 8938701Abstract: A method of designing an integrated circuit includes modifying a design attribute-variable electromigration (EM) limit for each pre-defined circuit based on at least one reliability constraint in order to avoid EM violations of an integrated circuit. The method further includes synthesizing the integrated circuit from a high level description to at least a subset of the pre-defined circuit devices using the modified design—variable EM limit of each pre-defined circuit.Type: GrantFiled: August 14, 2013Date of Patent: January 20, 2015Assignee: International Business Machines CorporationInventors: John E. Barwin, Jeanne P. S. Bickford
-
Patent number: 8935647Abstract: An abstract decision module primitive for placement within a logical representation (i.e., a netlist) of a circuit design is described. The decision module primitive receives as inputs alternative solutions for a given function or segment of a netlist. The alternative solutions include functionally equivalent, but structurally different implementations of the function or segment of the netlist. The decision module primitive alternatively selects between connecting one of the inputs to the netlist to provide a complete functional definition for the netlist based on constraint information. The selected input of the decision module may be updated as additional constraint information is determined throughout the various stages of the design process. In addition, alternative solutions for a given function or segment of the netlist may be added to and/or removed from the inputs of a decision module as additional constraint information is identified.Type: GrantFiled: August 31, 2013Date of Patent: January 13, 2015Assignee: Tabula, Inc.Inventors: Andrew Caldwell, Steven Teig
-
Patent number: 8935640Abstract: Some embodiments provide a method of monitoring the implementation of a user design in a configurable integrated circuit (IC). The method receives a user design for an IC and optimizes the user design to produce a second IC design. The optimization results in the elimination of circuit element(s). The method defines the second IC design for the configurable IC and generates output data for the eliminated circuit element(s) to allow for monitoring the user design.Type: GrantFiled: April 17, 2013Date of Patent: January 13, 2015Assignee: Tabula, Inc.Inventors: Brad Hutchings, Andrew Caldwell, Steven Teig
-
Patent number: 8935146Abstract: A simulation instructing unit instructs a simulation unit, which generates signal characteristics, to generate the signal characteristics. A characteristic value extracting unit extracts, from the signal characteristics, characteristic values for distinguishing between a signal characteristic generated by setting a first simulation parameter and a signal characteristic generated by a second simulation parameter. A simulation parameter determining unit determines a first mapping relationship from the characteristic values to the simulation parameters with the characteristic values obtained by setting a plurality of set values in the simulation parameters and with the set values.Type: GrantFiled: March 4, 2008Date of Patent: January 13, 2015Assignee: Fujitsu Semiconductor LimitedInventors: Hiroshi Arimoto, Seiichiro Yamaguchi
-
Patent number: 8935641Abstract: A semiconductor circuit includes an array of repeating blocks, each of the blocks having a device, and at least one signal line connecting the devices of the blocks. A model of the semiconductor circuit is generated to include a functional area corresponding to at least one first block of the array, and a loading area corresponding to at least one second block of the array. In the functional area, parasitic parameters of the at least one signal line and the device of the at least one first block are extracted. In the loading area, parasitic parameters of the at least one signal line are extracted, but parasitic parameters of the device of the at least one second block are not extracted.Type: GrantFiled: March 13, 2013Date of Patent: January 13, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shaojie Xu, Yukit Tang, Pao-Po Hou, Derek C. Tao, Annie-Li-Keow Lum
-
Patent number: 8930863Abstract: Systems and methods are disclosed for modifying the hierarchy of a System-on-Chip and other circuit designs to provide better routing and performance as well as more effective power distribution. A user specifies desired modifications to the design hierarchy and then the system automatically alters the hierarchy by performing group, ungroup, and move operations to efficiently and optimally implement the desired hierarchy modifications. Any modifications to port and signal names are automatically resolved by the system and the resultant RTL matches the function of the input RTL. The user then evaluates the revised hierarchy with regard to power distribution and routing congestion, and further hierarchy modifications are performed if necessary. A widget user interface facility is included to allow user-guided direction of hierarchy modifications in an iterative fashion.Type: GrantFiled: March 14, 2013Date of Patent: January 6, 2015Assignee: Atrenta, Inc.Inventors: Anshuman Nayak, Samantak Chakrabarti, Brijesh Agrawal, Nilam Sachan
-
Patent number: 8930861Abstract: A system, method, and computer program product are provided for creating a hardware design. In use, one or more parameters are received, where at least one of the parameters corresponds to an interface protocol. Additionally, a data flow is constructed based on the one or more parameters. Further, an indication of one or more control constructs is received, where a hardware design is capable of being created, utilizing the constructed data flow and the one or more control constructs.Type: GrantFiled: April 23, 2013Date of Patent: January 6, 2015Assignee: NVIDIA CorporationInventor: Robert Anthony Alfieri
-
Patent number: 8924902Abstract: Methods and circuits for optimizing performance and power consumption in a circuit design and circuit employing one or more lower threshold voltage (Lvt) cells or devices are described. A base supply voltage amplitude is determined for providing operating power for the circuit. The base supply voltage amplitude is a low or lowest voltage level that still satisfies a performance specification for the circuit. Providing a low or lowest base supply voltage level reduces or minimizes the standby (i.e., non-switching) power consumption in the Lvt device(s) since current leakage is reduced as the supply voltage level is reduced. Reducing the supply voltage level used to power the Lvt device(s) also reduces active power consumption for the circuit as well. Thus, total power consumption is optimized or reduced while still receiving the benefit of using Lvt devices to optimize or increase performance of a circuit layout and circuit.Type: GrantFiled: January 6, 2010Date of Patent: December 30, 2014Assignee: QUALCOMM IncorporatedInventor: Lew G. Chua-Eoan
-
Patent number: 8924901Abstract: Systems and techniques are described for performing circuit synthesis. Some embodiments create a lookup table based on information contained in a cell library. The lookup table is then used during circuit synthesis. Specifically, some embodiments optimize cells in a reverse-levelized cell ordering. For a given cell, a table lookup is performed to obtain a set of optimal cell configurations, and the cell is replaced with a cell configuration selected from the set of optimal cell configurations. Some embodiments concurrently optimize cells for timing, area, and power leakage based on the timing criticality of the cells.Type: GrantFiled: October 31, 2013Date of Patent: December 30, 2014Assignee: Synopsys, Inc.Inventors: Yiu-Chung Mang, Sanjay Dhar, Vishal Khandelwal, Kok Kiong Lee
-
Patent number: 8924900Abstract: An analytical synthesis method (ASM) for designing a higher-order voltage-mode operational trans-resistance amplifier and capacitor (OTRA-C) based filter is disclosed. A decomposition of a complicated nth-order transferring a function is converted into a set of equations corresponding to a set of sub-circuitries. Then, a circuit structure is constructed by combining said sub-circuitries.Type: GrantFiled: April 11, 2013Date of Patent: December 30, 2014Assignee: Chung Yuan Christian UniversityInventors: Chun-Ming Chang, Shu-Hui Tu
-
Patent number: 8914759Abstract: Systems and techniques for creating a circuit abstraction are described. During operation, an embodiment can identify a set of side loads based on a set of timing paths. According to one definition, a side load of a timing path is a circuit element that is not on the timing path (i.e., the timing path does not pass through the circuit element), but whose input is electrically connected to an output of at least one circuit element that is on the timing path. Next, the embodiment can creating the circuit abstraction by retaining circuit elements and nets on each timing path in the set of timing paths, and retaining an identifier for each side load in the set of side loads. The circuit abstraction can then be used to update timing information during one or more stages of an electronic design automation flow.Type: GrantFiled: March 22, 2013Date of Patent: December 16, 2014Assignee: Synopsys, Inc.Inventors: Russell Segal, Peiqing Zou
-
Patent number: 8914762Abstract: A method, computer-readable medium and apparatus for creating a platform-specific logic design from an input design are disclosed. For example, a method includes receiving an input design and an identification of a target device. The method next determines an unconnected external interface of the input design and detects an unconnected external interface of the target device. The method then generates an updated design from the input design. The updated design includes the input design and further includes a connection between the unconnected external interface of the input design and the unconnected external interface of the target device.Type: GrantFiled: July 25, 2013Date of Patent: December 16, 2014Assignee: Xilinx, Inc.Inventors: Martin Sinclair, Brian Cotter
-
Patent number: 8910094Abstract: A method includes receiving a design layout file for an integrated circuit device in a computing apparatus. The design layout file specifies dimensions of a plurality of features. The design layout file is decomposed to a plurality of colored layout files, each colored layout file representing a particular reticle in a multiple patterning process. Each of the colored layout files is retargeted separately in the computing apparatus to generate a plurality of retargeted colored layout files. Retargeting each of the colored layout files includes increasing dimensions of a first plurality of features based on spacings between the first plurality of features and adjacent features. The retargeted layout files are combined to generate a combined layout file. Features in the combined layout file are retargeted in the computing apparatus to increase dimensions of a second plurality of features based on spacings between the second plurality of features and adjacent features.Type: GrantFiled: February 6, 2013Date of Patent: December 9, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Yuyang Sun, Chidam Kallingal, Norman Chen
-
Patent number: 8910102Abstract: Techniques and mechanisms generate a configuration bit stream to load into a circuit such as a Programmable Logic Device (PLD). A configuration bit stream may have a reduced size if “phantom bits” not corresponding to configuration elements are removed. However, the PLD may need a full-sized and properly ordered configuration bit stream in order to be properly configured. Techniques and mechanisms are described for selectively adding a “padding bit” to compensate for the missing phantom bits.Type: GrantFiled: February 28, 2013Date of Patent: December 9, 2014Assignee: Altera CorporationInventor: Kok Heng Choe
-
Patent number: 8903686Abstract: A circuit is simulated by using distributed computing to obtain a real solution. The circuit may be an entire integrated circuit, portion of an integrated circuit, or a circuit block. A circuit simulation technique of the invention generates a system graph, finds a tree, and partitions the tree into two or more subtrees. The technique identifies global links and local links in the graph. Each subtree may be solved individually using distributed, parallel computing (e.g., using multiple processor cores or multiple processors). Using the results for the subtrees, the technique obtains a real solution, branch voltages and currents, for the circuit.Type: GrantFiled: March 12, 2013Date of Patent: December 2, 2014Assignee: Worldwide Pro Ltd.Inventor: William Wai Yan Ho
-
Patent number: 8904325Abstract: Aspects of the invention provide for the maintenance of user modified portions of a map between a test bench and a test set generator during an iterative electronic design process. Various implementations of the invention provide for matching sections within a design for an electronic device with corresponding sections in a map between the elements in the design to elements in a graph representation of the design. The matched sections are then compared to determine if any discrepancies exists, such as, for example, if the design has been recently changed. If any discrepancies do exist, then it is determined whether the section of the map can be updated or must be replaced entirely to resolve the discrepancies. Various implementations of the invention provide that the process can be repeated during an iterative design flow such that as the design is modified during the iterative design flow, the map can be updated to reflect the changes.Type: GrantFiled: January 31, 2013Date of Patent: December 2, 2014Assignee: Mentor Graphics CorporationInventor: Matthew Balance
-
Patent number: 8904318Abstract: A method for designing a system on a target device includes determining a realization set of a signal that includes one or more representations of the signal where at least one of the representation is influenced by a Don't Care Set (DCS) and all representations are equivalent. The realization set is propagated through the system with the signal. The realization set is used to perform a plurality of separate optimizations on the logic.Type: GrantFiled: January 8, 2014Date of Patent: December 2, 2014Assignee: Altera CorporationInventors: Shawn Malhotra, Valavan Manohararajah
-
Patent number: 8898618Abstract: The interactive grouping tool offers the flexibility to simplify the schematic diagram of an integrated circuit (IC) design by grouping circuit elements that are not specified to be of interest into entities of any size. Circuit elements of various types and functionalities, including ports and pins, can be combined together into the same entity without modifying the underlying design logic and connectivity. By grouping and hiding the unnecessary details, the tool reduces clutter in a schematic diagram and greatly eases the process of traversing, debugging, and analyzing the schematic diagram. Users can choose to dynamically group the circuit elements on the schematic diagram without going through any compilation or synthesis process. Users can also choose to revert any of the entities back to the original schematic diagram with the ungrouping operation. For specific or batch manipulation of the schematic diagram, the tool provides a scripting interface for users to enter commands.Type: GrantFiled: March 26, 2009Date of Patent: November 25, 2014Assignee: Altera CorporationInventors: Choi Phaik Chin, Denis Chuan Hu Goh
-
Patent number: 8898616Abstract: Software controlled transistor body bias. A target frequency is accessed. Using software, transistor body-biasing values are determined for the target frequency in order to enhance a characteristic of a circuit. The bodies of the transistors are biased based on the body-biasing values, wherein the characteristic is enhanced.Type: GrantFiled: January 14, 2013Date of Patent: November 25, 2014Inventors: David R. Ditzel, James B. Burr
-
Patent number: 8893063Abstract: A semiconductor integrated circuit including a circuit for adaptive power supply regulation and designed using a process that increases operating speed used for characterizing circuit operation at a slow corner. In some embodiments a slow corner voltage is set to a higher than expected level for timing analysis performed by automated design tools.Type: GrantFiled: April 9, 2013Date of Patent: November 18, 2014Assignee: QUALCOMM IncorporatedInventors: Behnam Malek-Khosravi, Michael Brunolli
-
Publication number: 20140337811Abstract: A computer system is provided that enables a designer of a circuit design to fracture and reconstitute a larger design for both computer modeling of the functionality and the physical implementation or rendering of the circuit design. More particularly, the designer may refine or re-work a sub-module of the larger sub-circuit without having to create a corresponding sub-module in the physical implementation. This capability thus avoids the significant complexity required for sub-module refinement in the current state of the art, and provides the designer with a much simpler flow.Type: ApplicationFiled: April 16, 2014Publication date: November 13, 2014Applicant: Synopsys, Inc.Inventor: Kevin Knapp
-
Developing programs for hardware implementation in a graphical specification and constraint language
Patent number: 8887121Abstract: System and method for specifying and implementing programs. A graphical program is created in a graphical specification and constraint language that allows specification of a model of computation and explicit declaration of constraints in response to user input. The graphical program includes a specified model of computation, a plurality of interconnected functional blocks that visually indicate functionality of the graphical program in accordance with the specified model of computation, and specifications or constraints for the graphical program or at least one of the functional blocks in the graphical program. The specified model of computation and specifications or constraints are useable to analyze the graphical program or generate a program or simulation.Type: GrantFiled: July 28, 2011Date of Patent: November 11, 2014Assignee: National Instruments CorporationInventors: Kaushik Ravindran, Jacob Kornerup, Rhishikesh Limaye, Guang Yang, Guoqiang Wang, Jeffrey N. Correll, Arkadeb Ghosal, Sadia B. Malik, Charles E. Crain, II, Michael J. Trimborn -
Patent number: 8887113Abstract: Embodiments that design integrated circuits using a 1×N compiler in a closed-loop 1×N methodology are disclosed. Some embodiments create a physical design representation based on a behavioral representation of a design for an integrated circuit. The behavioral representation may comprise RTL HDL with one or more 1×N building blocks. The embodiments may alter elements of the 1×N building block by using logic design tools, synthesis tools, physical design tools, and timing analysis tools. Further embodiments comprise an apparatus having a first generator to generate a behavioral representation of a design for an integrated circuit, a second generator to generate a logical representation of the design, and a third generator to generate a physical design representation of the design, wherein the representation generators may create updated versions of the representations which reflect alterations made to 1×N building block elements.Type: GrantFiled: February 1, 2012Date of Patent: November 11, 2014Assignee: Mentor Graphics CorporationInventors: Benjamin J. Bowers, Matthew W. Baker, Anthony Correale, Jr., Irfan Rashid, Paul M. Steinmetz
-
Patent number: 8887111Abstract: Technology for translating a behavioral description of a circuit into a structural description of the circuit is disclosed. The behavioral description may describe the circuit in terms of the behavior, or other functionality, of multiple circuit portions, with at least some of the multiple circuit portions having multiple components. The technology includes determining components across the multiple circuit portions of the behavioral description that have commonalities, and synthesizing the structural description with a description of a shared circuit portion instead of individual structural descriptions of the components having the determined commonality. The synthesized structural description may be organized according to a different hierarchical structure than that of the behavioral description.Type: GrantFiled: August 16, 2013Date of Patent: November 11, 2014Assignee: C2 Design AutomationInventors: Michael Scott Meredith, Stephen B. Sutherland
-
Patent number: 8887110Abstract: In one embodiment of the invention, a method for designing an integrated circuit is disclosed. The method includes automatically partitioning clock sinks of an integrated circuit design into a plurality of partitions; automatically synthesizing a clock tree from a master clock generator into the plurality of partitions to minimize local clock skew within each of the plurality of partitions; and automatically synthesizing clock de-skew circuitry into each of the plurality of partitions to control clock skew between neighboring partitions.Type: GrantFiled: June 5, 2012Date of Patent: November 11, 2014Assignee: Cadence Design Systems, Inc.Inventors: Radu Zlatanovici, Christoph Albrecht, Saurabh Kumar Tiwary
-
Publication number: 20140331195Abstract: This application discloses a design verification tool to collect messages generated by a test bench during elaboration of the test bench. The messages can identify connectivity corresponding to library components in the test bench. A debug tool can generate a schematic representation of the test bench having circuit symbols corresponding to at least portions of the library components, which are interconnected with trace lines based, at least in part, on the messages. The debug tool can prompt display of the schematic representation of the test bench.Type: ApplicationFiled: July 15, 2014Publication date: November 6, 2014Inventors: Badruddin Agarwala, Tarak Parikh, Vivek Bhat, Neeraj Joshi
-
Patent number: 8881074Abstract: A tool for rewriting hardware design hardware design language (HDL) code is arranged for receiving HDL code (2) expressing a hardware design of a digital circuit. The tool comprises means (4) for generating a representation (6) of the syntax of the received HDL code, the representation containing a plurality of nodes. The tool further comprises means (3) for determining modifications to the representation of the syntax whereby at least one node is added to or removed from the representation and computation means (9) for generating a modified version (10) of the received HDL code using the received HDL code and modifications to the received HDL code, the modifications determined from the modified representation of the syntax.Type: GrantFiled: October 12, 2009Date of Patent: November 4, 2014Assignee: Sigasi NVInventors: Philippe Paul Henri Faes, Hendrik Richard Pieter Eeckhaut
-
Patent number: 8881079Abstract: An embodiment of a method of high-level synthesis of a dataflow pipeline is disclosed. This embodiment includes obtaining processes from the high-level synthesis of the dataflow pipeline. A schedule for read operations and write operations for first-in, first-out data channels of the processes is determined. A dataflow through the dataflow pipeline for the schedule is determined. An edge-weighted directed acyclic graph for the processes and the dataflow is generated. A longest path in the edge-weighted directed acyclic graph is located. A weight for the longest path is output as an estimate, such as a latency estimate for example, for the dataflow.Type: GrantFiled: March 12, 2013Date of Patent: November 4, 2014Assignee: Xilinx, Inc.Inventors: Peichen Pan, Chang'an Ye, Kecheng Hao
-
Patent number: 8881082Abstract: A computing device is configured to analyze a logic gate design having logic gates. The computing device is configured further to identify logic gates that are affected by toggling activity associated with an input of one or more of the logic gates. The computing device is configured further to replace, within the logic gate design, the identified logic gates with different logic gates that are not affected by the toggling activity; and output a new logic gate design based on replacing the identified logic gates with the different logic gates, the application specific integrated circuit, with the new logic gate design, producing a same output as the application specific integrated circuit with the logic gate design, based on same inputs.Type: GrantFiled: December 19, 2012Date of Patent: November 4, 2014Assignee: Infinera CorporationInventor: Vinay Adavani
-
Publication number: 20140325461Abstract: A mechanism for generating gate-level activity data for use in clock gating efficiency analysis of an integrated circuit (IC) design is provided. Generating the gate-level activity data includes generating a signal behaviour description for inter-register signals, generating a gate-level netlist for the IC design, generating gate-level stimuli based at least partly on the generated signal behaviour description, and performing gate-level simulation using the generated gate-level stimuli to generate gate-level activity data for the IC design. In one embodiment, generating the signal behaviour description includes performing Register Transfer Level (RTL) simulation of the IC design, and generating the gate-level netlist includes performing RTL synthesis. The RTL simulation and RTL synthesis are performed on RTL data for the IC design.Type: ApplicationFiled: April 30, 2013Publication date: October 30, 2014Inventors: LIOR MOHEBAN, ASHER BERKOVITZ, GUY SHMUELI