Having Diverse Electrical Device Patents (Class 438/59)
-
Patent number: 8890128Abstract: The present invention provides an organic display device, comprising: an organic solar module for obtaining solar energy and converting the obtained solar energy into electric power, and an ultraviolet organic light emitting module driven to emit ultraviolet light by the electric power obtained from the organic solar module. The present invention can fully use solar energy and carry out ultraviolet display by combining the ultraviolet organic light emitting module with the organic solar module.Type: GrantFiled: September 26, 2012Date of Patent: November 18, 2014Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd.Inventors: Yawei Liu, Yuan-Chun Wu
-
Publication number: 20140332868Abstract: A method for manufacturing semiconductor devices includes following steps. A substrate having a pixel region and a periphery region defined thereon is provided, and at least a transistor is formed in the pixel region. A blocking layer is formed on the substrate, and the blocking layer includes a first opening exposing a portion of the substrate in the pixel region and a second opening exposing a portion of the transistor. A first conductive body is formed in the first opening and a second conductive body is formed in the second opening, respectively. The first conductive body protrudes from the substrate and the second conductive body protrudes from the transistor. A portion of the blocking layer is removed. A first salicide layer is formed on the first conductive body and a second salicide layer is formed on the second conductive body, respectively.Type: ApplicationFiled: May 9, 2013Publication date: November 13, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventor: Ching-Hung Kao
-
Patent number: 8883541Abstract: A photovoltaic cell is provided as a composite unit together with elements of an integrated circuit on a common substrate. In a described embodiment, connections are established between a multiple photovoltaic cell portion and a circuitry portion of an integrated structure to enable self-powering of the circuitry portion by the multiple photovoltaic cell portion.Type: GrantFiled: July 8, 2013Date of Patent: November 11, 2014Assignee: Texas Instruments IncorporatedInventors: Yuanning Chen, Thomas P. Conroy, Jeffrey R. DeBord, Nagarajan Sridhar
-
Publication number: 20140326295Abstract: According to one aspect of the disclosed subject matter, a monolithically isled solar cell is provided. The solar cell comprises a semiconductor layer having a light receiving frontside and a backside opposite the frontside and attached to an electrically insulating backplane. A trench isolation pattern partitions the semiconductor layer into electrically isolated isles on the electrically insulating backplane. A first metal layer having base and emitter electrodes is positioned on the semiconductor layer backside. A patterned second metal layer providing cell interconnection and connected to the first metal layer by via plugs is positioned on the backplane.Type: ApplicationFiled: November 5, 2013Publication date: November 6, 2014Applicant: Solexel, Inc.Inventor: Mehrdad M. Moslehi
-
Patent number: 8878267Abstract: A purpose of the present invention is to provide a preferable separation structure of wells when a photoelectric conversion unit and a part of a peripheral circuit unit or a pixel circuit are separately formed on separate substrates and electrically connected to each other. To this end, a solid-state imaging device includes a plurality of pixels including a photoelectric conversion unit and a amplification transistor configured to amplify a signal generated by the photoelectric conversion unit; a first substrate on which a plurality of the photoelectric conversion units are disposed; and a second substrate on which a plurality of the amplification transistors are disposed. A well of a first conductivity type provided with a source region and a drain region of the amplification transistor is separated from a well, which is disposed adjacent to the well in at least one direction, of the first conductivity type provided with the source region and the drain region of the amplification transistor.Type: GrantFiled: June 27, 2011Date of Patent: November 4, 2014Assignee: Canon Kabushiki KaishaInventor: Fumihiro Inui
-
Patent number: 8860099Abstract: A solid-state imaging device includes a first-conductivity-type semiconductor well region, a plurality of pixels each of which is formed on the semiconductor well region and is composed of a photoelectric conversion portion and a pixel transistor, an element isolation region provided between the pixels and in the pixels, and an element isolation region being free from an insulation film and being provided between desired pixel transistors.Type: GrantFiled: September 14, 2010Date of Patent: October 14, 2014Assignee: Sony CorporationInventors: Keiji Tatani, Fumihiko Koga, Takashi Nagano
-
Publication number: 20140261674Abstract: A PV module is formed having an array of PV cells, where the cells are separated by gaps. Each cell contains an array of small silicon sphere diodes (10-300 microns in diameter) connected in parallel. The diodes and conductor layers may be patterned by printing. A continuous metal substrate supports the diodes and conductor layers in all the cells. A dielectric substrate is laminated to the metal substrate. Trenches are then formed by laser ablation around the cells to sever the metal substrate to form electrically isolated PV cells. A metallization step is then performed to connect the cells in series to increase the voltage output of the PV module. An electrically isolated bypass diode for each cell is also formed by the trenching step. The metallization step connects the bypass diode and its associated cell in a reverse-parallel relationship.Type: ApplicationFiled: March 14, 2014Publication date: September 18, 2014Applicant: Nthdegree Technologies Worldwide Inc.Inventors: Tricia Youngbull, Bradley Steven Oraw, William Johnstone Ray
-
Publication number: 20140264400Abstract: Techniques, systems, and devices are disclosed to provide multilayer platforms for integrating semiconductor integrated circuit dies, optical waveguides and photonic devices to provide intra-die or inter-die optical connectivity.Type: ApplicationFiled: June 6, 2014Publication date: September 18, 2014Applicant: Cornell UniversityInventors: Michal Lipson, Yoon Ho Lee
-
Publication number: 20140264506Abstract: Methods and apparatus for a sensor are disclosed. An oxide layer is formed on a substrate, followed by a spacer layer and a buffer layer. A photoresist layer is formed on the buffer layer over a pixel region, with an opening exposing a first part of the buffer layer. A first etching is performed to remove the first part of the buffer layer to expose a first part of the spacer layer. A second etching is performed to remove the first part of the spacer layer, the remaining buffer layer, and partially remove a second part of the spacer layer so that the result spacer layer will have an end with a shape substantially similar to a triangle, a height of the end is in a substantially same range as a length of the end.Type: ApplicationFiled: June 3, 2013Publication date: September 18, 2014Inventors: Chun-Tsung Kuo, Jiech-Fun Lu, Yeur-Luen Tu, Chia-Shiung Tsai
-
Patent number: 8835999Abstract: A CMOS pixel is disclosed. The CMOS pixel includes a semiconductor substrate; a sense node formed in the semiconductor substrate and positioned substantially in the center of the CMOS pixel; a transfer gate formed about the sense node; and at least one photodiode formed about the transfer gate. A reset transistor, a source follower transistor, and a row select transistor are located substantially to one side of the CMOS pixel substantially adjacent to the photodiode. The sense node is operable to be floating. An implant may be formed about the photodiode configured to step potential in a direction toward the sense node.Type: GrantFiled: July 27, 2010Date of Patent: September 16, 2014Assignee: SRI InternationalInventor: James Robert Janesick
-
Patent number: 8828775Abstract: An image sensor includes an epi-layer of a first conductivity type formed in a substrate, a photodiode formed in the epi-layer, and a first doping region of a second conductivity type formed under the photodiode to separate the first doping region from the photodiode.Type: GrantFiled: July 29, 2011Date of Patent: September 9, 2014Assignee: Intellectual Ventures II LLCInventor: Youn-Sub Lim
-
Patent number: 8828774Abstract: Herein disclosed is a method of forming a thermoelectric material having an optimized stoichiometry, the method comprising: reacting a precursor material including a population of nanocrystals with a first ionic solution and a second ionic solution to form a reacted mixture.Type: GrantFiled: April 19, 2013Date of Patent: September 9, 2014Assignee: Evident Technologies Inc.Inventors: Susanthri Perera, Dave Socha, Adam Z. Peng, Clinton T. Ballinger
-
Patent number: 8828784Abstract: Methods and structures for extracting at least one electric parametric value from a back contact solar cell having dual level metallization are provided.Type: GrantFiled: April 23, 2013Date of Patent: September 9, 2014Assignee: Solexel, Inc.Inventors: Swaroop Kommera, Pawan Kapur, Mehrdad M. Moslehi
-
Patent number: 8816462Abstract: An image sensor pixel includes a photodiode region having a first polarity doping type disposed in a semiconductor layer. A pinning surface layer having a second polarity doping type is disposed over the photodiode region in the semiconductor layer. The second polarity is opposite from the first polarity. A first polarity charge layer is disposed proximate to the pinning surface layer over the photodiode region. An contact etch stop layer is disposed over the photodiode region proximate to the first polarity charge layer. The first polarity charge layer is disposed between the pinning surface layer and the contact etch stop layer such that first polarity charge layer cancels out charge having a second polarity that is induced in the contact etch stop layer. A passivation layer is also disposed over the photodiode region between the pinning surface layer and the contact etch stop layer.Type: GrantFiled: October 25, 2012Date of Patent: August 26, 2014Assignee: OmniVision Technologies, Inc.Inventors: Howard E. Rhodes, Dajiang Yang, Gang Chen, Duli Mao, Vincent Venezia
-
Publication number: 20140231951Abstract: Provided is a structure of a silicon photomultiplier including an insulating layer to isolate pixels in the silicon photomultiplier and a quench resistor formed on the insulating layer to maximize the size of a light-receiving area, and a method of manufacturing the silicon photomultiplier.Type: ApplicationFiled: February 14, 2014Publication date: August 21, 2014Applicant: Electronics and Telecommunications Research InstituteInventors: Yong Sun YOON, Ji Eun LIM, Han Young YU, Won Ick JANG
-
Patent number: 8809081Abstract: An electronic device comprising at least one die stack having at least a first die (D1) comprising a first array of light emitting units (OLED) for emitting light, a second layer (D2) comprising a second array of via holes (VH) and a third die (D3) comprising a third array of light detecting units (PD) for detecting light from the first array of light emitting units (OELD) is provided. The second layer (D2) is arranged between the first die (D1) and the third die (D3). The first, second and third array are aligned such that light emitted from the first array of light emitting units (OLED) passed through the second array of via holes (VH) and is detected by the third array of light detecting units (PD). The first array of light emitting units and/or the third array of light detecting units are manufactured based on standard semiconductor manufacturing processes.Type: GrantFiled: October 22, 2013Date of Patent: August 19, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fred Roozeboom, Herbert Lifka, Fredrik Vanhelmont, Wouter Dekkers
-
Publication number: 20140225211Abstract: A self-powered circuit package includes a substrate and an integrated circuit (IC). The IC is mounted on a surface of the substrate. An electrical interconnector electrically couples the IC to the substrate. A solar cell is provided having opposing first and second main surfaces. A portion of the first main surface of the solar cell is configured to receive light from an external source. The solar cell converts energy of the received light into electrical power. The solar cell is disposed above the IC and electrically connected to the IC by way of the substrate to supply the generated power to the IC. A clear mold compound encapsulates a surface of the substrate, the IC, the electrical interconnector, and the solar cell.Type: ApplicationFiled: February 13, 2013Publication date: August 14, 2014Inventors: Teck Beng Lau, Wai Yew Lo, Boon Yew Low, Chin Teck Siong
-
Patent number: 8802478Abstract: Manufacturing a semiconductor device includes preparing a structure including a semiconductor substrate having a first region and a second region, a first insulating film arranged on the first region, a second insulating film arranged on the first insulating film, a third insulating film arranged on the second insulating film, a fourth insulating film arranged on the second region, a fifth insulating film arranged on the fourth insulating film, and a sixth insulating film arranged on the fifth insulating film, etching the second insulating film and the first insulating film under different etching conditions after etching the third insulating film, and continuously etching the fifth insulating film and the fourth insulating film under the same etching conditions after etching the sixth insulating film.Type: GrantFiled: September 25, 2012Date of Patent: August 12, 2014Assignee: Canon Kabushiki KaishaInventors: Aiko Kato, Takehito Okabe
-
Publication number: 20140206127Abstract: A method includes forming a photodiode in a substrate and forming source and drain regions in the substrate. A first rapid thermal anneal (RTA) process is performed to anneal the source and drain regions in the substrate. After forming the source and drain regions, a thermal oxide layer is grown over the photodiode by performing a second RTA process. A thickness of the thermal oxide layer is limited to a thickness required to enclose a damaged portion of a surface of the photodiode.Type: ApplicationFiled: March 28, 2014Publication date: July 24, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Chi Fan, Yi-Lii Huang
-
Publication number: 20140205231Abstract: A method of fabricating silicon waveguides with embedded active circuitry from silicon-on-insulator wafers utilizes photolithographic microfabrication techniques to define waveguide structures and embedded circuit recesses for receiving integrated circuitry. The method utilizes a double masking layer, one layer of which at least partially defines at least one waveguide and the other layer of which at least partially defines the at least one waveguide and at least one embedded circuit recess. The photolithographic microfabrication techniques are sufficiently precise for the required small structural features of high frequency waveguides and the double masking layer allows the method to be completed more efficiently. The basic fabrication method may be extended to provide batch arrays to mass produce silicon waveguide devices.Type: ApplicationFiled: July 6, 2012Publication date: July 24, 2014Inventors: PHILIP A. STUPAR, Robert L. Borwick, III, Robert E. Mihailovich, Jeffrey F. DeNatale
-
Patent number: 8778716Abstract: Techniques, apparatus and systems are described for wafer-scale processing of aligned nanotube devices and integrated circuits. In one aspect, a method can include growing aligned nanotubes on at least one of a wafer-scale quartz substrate or a wafer-scale sapphire substrate. The method can include transferring the grown aligned nanotubes onto a target substrate. Also, the method can include fabricating at least one device based on the transferred nanotubes.Type: GrantFiled: January 14, 2013Date of Patent: July 15, 2014Assignee: University of Southern CaliforniaInventors: Chongwu Zhou, Koungmin Ryu, Alexander Badmaev, Chuan Wang
-
Publication number: 20140191302Abstract: A semiconductor chip having a photonics device and a CMOS device which includes a photonics device portion and a CMOS device portion on a semiconductor chip; a metal or polysilicon gate on the CMOS device portion, the metal or polysilicon gate having a gate extension that extends toward the photonics device portion; a germanium gate on the photonics device portion such that the germanium gate is coplanar with the metal or polysilicon gate, the germanium gate having a gate extension that extends toward the CMOS device portion, the germanium gate extension and metal or polysilicon gate extension joined together to form a common gate; spacers formed on the germanium gate and the metal or polysilicon gate; and nitride encapsulation formed on the germanium gate. A method is also disclosed pertaining to fabricating the semiconductor chip.Type: ApplicationFiled: January 8, 2013Publication date: July 10, 2014Applicant: International Business Machines CorporationInventors: Solomon Assefa, William M.J. Green, Steven M. Shank, Yurii A. Vlasov
-
Patent number: 8766384Abstract: A method of forming a magnetic tunnel junction device is disclosed that includes forming a trench in a substrate, the trench including a plurality of sidewalls and a bottom wall. The method includes depositing a first conductive material within the trench proximate to one of the sidewalls and depositing a second conductive material within the trench. The method further includes depositing a material to form a magnetic tunnel junction (MTJ) structure within the trench. The MTJ structure includes a fixed magnetic layer having a magnetic field with a fixed magnetic orientation, a tunnel junction layer, and a free magnetic layer having a magnetic field with a configurable magnetic orientation. The method further includes selectively removing a portion of the MTJ structure to create an opening in the MTJ structure.Type: GrantFiled: October 30, 2012Date of Patent: July 1, 2014Assignee: QUALCOMM IncorporatedInventor: Xia Li
-
Publication number: 20140175521Abstract: A solid-state image pickup device, includes: a semiconductor substrate; a semiconductor layer of a first conductivity type formed in the semiconductor substrate and formed for each pixel; a solid-phase diffusion layer of a second conductivity type formed in a surface portion of the semiconductor substrate, the solid-phase diffusion layer facing the semiconductor layer; and an oxide film containing an impurity element of the second conductivity type and formed by an atomic layer deposition method.Type: ApplicationFiled: December 18, 2013Publication date: June 26, 2014Applicant: Sony CorporationInventor: Yuki Miyanami
-
Publication number: 20140171010Abstract: Semiconductor devices with switchable connection between body and a ground node are presented. Methods for operating and fabricating such semiconductor devices are also presented.Type: ApplicationFiled: December 14, 2012Publication date: June 19, 2014Applicant: PEREGRINE SEMICONDUCTOR CORPORATIONInventor: PEREGRINE SEMICONDUCTOR CORPORATION
-
Patent number: 8754424Abstract: Discontinuous bonds for semiconductor devices are disclosed herein. A device in accordance with a particular embodiment includes a first substrate and a second substrate, with at least one of the first substrate and the second substrate having a plurality of solid-state transducers. The second substrate can include a plurality of projections and a plurality of intermediate regions and can be bonded to the first substrate with a discontinuous bond. Individual solid-state transducers can be disposed at least partially within corresponding intermediate regions and the discontinuous bond can include bonding material bonding the individual solid-state transducers to blind ends of corresponding intermediate regions. Associated methods and systems of discontinuous bonds for semiconductor devices are disclosed herein.Type: GrantFiled: August 29, 2011Date of Patent: June 17, 2014Assignee: Micron Technology, Inc.Inventors: Scott D. Schellhammer, Vladimir Odnoblyudov, Jeremy S. Frei
-
Patent number: 8753913Abstract: A method for fabricating an integrated device, the method including, overlying a first crystalline layer onto a second crystalline layer to form a combined layer, wherein one of the first and second crystalline layers is an image sensor layer and at least one of the first and second crystalline layers has been transferred by performing an atomic species implantation, and wherein at least one of the first and second crystalline layers includes single crystal transistors.Type: GrantFiled: March 16, 2012Date of Patent: June 17, 2014Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Deepak C. Sekar
-
Publication number: 20140159129Abstract: The disclosure belongs to the field of semiconductor photoreceptors, in particular to a near-infrared-visible light adjustable image sensor. By adding a transfer transistor, the disclosure integrates a silicon-based photoelectric diode and a silicon germanium-based photoelectric diode on the same chip to realize that the silicon-based photoelectric diode and a silicon germanium-based photoelectric diode are controlled by the same readout circuit at different time, thus widening the spectrum response scope of the photoreceptor, realizing high integration and multifunction of the chip and reducing the manufacturing cost of the chip. The disclosure is applicable for intermediate and high-end products with low power consumption and photoreceptors for specific wave bands, in particular to military, communicative and other special fields.Type: ApplicationFiled: June 18, 2013Publication date: June 12, 2014Inventors: Pengfei Wang, Xinyan Liu, Qingqing Sun, Wei Zhang
-
Patent number: 8748222Abstract: A method for manufacturing oxide thin film transistors includes steps of: forming a gate, a drain electrode, a source electrode, and an oxide semiconductor layer respectively. The oxide semiconductor layer is formed on the gate electrode; the drain electrode and the source electrode are formed at two opposite sides of the oxide semiconductor layer. The method further includes a step of depositing a dielectric layer of silicon oxide, and a reacting gas for depositing the silicon oxide includes silane and nitrous oxide. A flow rate of nitrous oxide is in a range from 10 to 200 standard cubic centimeters per minute (SCCM). Oxide thin film transistors manufactured by above method has advantages of low leakage, high mobility, and other integrated circuit member can be directly formed on the thin film transistor array substrate of a display device.Type: GrantFiled: May 5, 2010Date of Patent: June 10, 2014Assignee: E Ink Holdings Inc.Inventors: Ted-Hong Shinn, Henry Wang, Fang-An Shu, Yao-Chou Tsai
-
Patent number: 8741684Abstract: Disclosed are methods for co-integration of active and passive photonic devices on a planarized silicon-based photonics substrate. In one aspect, a method is disclosed that includes providing a planarized silicon-based photonics substrate comprising a silicon waveguide structure, depositing a dielectric layer over the planarized silicon-based photonics substrate, selectively etching the dielectric layer, thereby exposing at least a portion of the silicon waveguide structure, selectively etching the exposed portion of the silicon waveguide structure to form a template, using the silicon waveguide structure as a seed layer to selectively grow in the template a germanium layer that extends above the dielectric layer, and planarizing the germanium layer to form a planarized germanium layer, wherein the planarized germanium layer does not extend above the dielectric layer.Type: GrantFiled: May 8, 2012Date of Patent: June 3, 2014Assignees: IMEC, Universiteit GentInventors: Wim Bogaerts, Joris Van Campenhout, Peter Verheyen, Philippe Absil
-
Patent number: 8741682Abstract: Without sacrificial layer etching, a microstructure and a micromachine are manufactured. A separation layer 102 is formed over a substrate 101, and a layer 103 to be a movable electrode is formed over the separation layer 102. At an interface of the separation layer 102, the layer 103 to be a movable electrode is separated from the substrate. A layer 106 to be a fixed electrode is formed over another substrate 105. The layer 103 to be a movable electrode is fixed to the substrate 105 with the spacer layer 103 which is partially provided interposed therebetween, so that the layer 103 to be a movable electrode and a layer 106 to be a fixed electrode face each other.Type: GrantFiled: March 8, 2012Date of Patent: June 3, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mayumi Yamaguchi, Konami Izumi
-
Patent number: 8735194Abstract: Provided is a method of manufacturing a display apparatus, including forming a drive circuit and a light-emitting portion on a substrate in which the forming the light-emitting portion includes forming a transparent anode electrode for applying a charge to an emission layer, forming a first coating layer and a second coating layer on the transparent anode electrode, removing the first coating layer by etching using the second coating layer as a mask, and forming a layer including the emission layer on a part of the transparent anode electrode from which the first coating layer is removed. A surface of the transparent anode electrode becomes as clean as a surface cleaned with ultraviolet irradiation.Type: GrantFiled: October 1, 2008Date of Patent: May 27, 2014Assignee: Canon Kabushiki KaishaInventors: Kenji Takahashi, Masafumi Sano
-
Patent number: 8735205Abstract: A method of fabricating a microelectronic unit can include providing a semiconductor element having front and rear surfaces, a plurality of conductive pads each having a top surface exposed at the front surface and a bottom surface remote from the top surface, and a first opening extending from the rear surface towards the front surface. The method can also include forming at least one second opening extending from the first opening towards the bottom surface of a respective one of the pads. The method can also include forming a conductive via, a conductive interconnect, and a contact, the conductive via in registration with and in contact with the conductive pad and extending within the second opening, the contact exposed at an exterior of the microelectronic unit, the conductive interconnect electrically connecting the conductive via with the contact and extending away from the via at least partly within the first opening.Type: GrantFiled: November 8, 2012Date of Patent: May 27, 2014Assignee: Invensas CorporationInventors: Belgacem Haba, Kenneth Allen Honer, David B. Tuckerman, Vage Oganesian
-
Publication number: 20140138752Abstract: A system and method for fabricating a 3D image sensor structure is disclosed. The method comprises providing an image sensor with a backside illuminated photosensitive region on a substrate, applying a first dielectric layer to the first side of the substrate opposite the substrate side where image data is gathered, and applying a semiconductor layer that is optionally polysilicon, to the first dielectric layer. A least one control transistor may be created on the first dielectric layer, within the semiconductor layer and may optionally be a row select, reset or source follower transistor. An intermetal dielectric may be applied over the first dielectric layer; and may have at least one metal interconnect disposed therein. A second interlevel dielectric layer may be disposed on the control transistors. The dielectric layers and semiconductor layer may be applied by bonding a wafer to the substrate or via deposition.Type: ApplicationFiled: January 24, 2014Publication date: May 22, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Min-Feng Kao, Dun-Nian Yaung, Jen-Cheng Liu, Chun-Chieh Chuang
-
Publication number: 20140138786Abstract: Methods and structures of photodetectors are described. The structure may include a readout integrated circuit substrate having an internally integrated capacitor. The structure may additionally include an external capacitor overlying the readout integrated circuit substrate. The external capacitor may be coupled with the internally integrated capacitor of the readout integrated circuit substrate, and configured to operate in parallel with the internally integrated capacitor of the readout integrated circuit substrate. The structure may also include a detector overlying the external capacitor.Type: ApplicationFiled: April 10, 2013Publication date: May 22, 2014Applicant: DRS RSTA, Inc.Inventor: DRS RSTA, Inc.
-
Publication number: 20140134769Abstract: Nanostructure array optoelectronic devices are disclosed. The optoelectronic device may have one or more intermediate electrical contacts that are physically and electrically connected to sidewalls of the array of nanostructures. The contacts may allow different photo-active regions of the optoelectronic device to be independently controlled. For example, one color light may be emitted or detected independently of another using the same group of one or more nanostructures. The optoelectronic device may be a pixilated device that may serve as an LED display or imaging sensor. The pixilated device may have an array of nanostructures with alternating rows and columns of sidewall electrical contacts at different layers. A pixel may be formed at the intersection of a row contact and a column contact. As one example, a single group of one or more nanostructures has a blue sub-pixel, a green sub-pixel, and a red sub-pixel.Type: ApplicationFiled: January 16, 2014Publication date: May 15, 2014Applicant: Sundiode Inc.Inventors: James C. Kim, Sungsoo Yi, Danny E. Mars
-
Patent number: 8722448Abstract: A photo detector and related fabricating method are disclosed. The photo detector includes a substrate, a first patterned semiconductor layer, a dielectric layer, a patterned conductive layer, an inter-layer dielectric, a second patterned semiconductor layer, two first electrodes disposed on the inter-layer dielectric and two second electrodes disposed on portions of the second semiconductor layer. The first patterned semiconductor layer having a first doping region and a second doping region is disposed on a transistor region. The dielectric layer is disposed to cover the substrate and the first semiconductor layer. The patterned conductive layer is disposed on the dielectric layer. The inter-layer dielectric having at least two openings adapted to expose the first doping region and the second doping region is disposed to cover the dielectric layer. The second patterned semiconductor layer is disposed on a photosensitive region.Type: GrantFiled: October 30, 2013Date of Patent: May 13, 2014Assignee: AU Optronics Corp.Inventors: Yu-Min Lin, Hsin-Li Chen, Feng-Yuan Gan
-
Patent number: 8704085Abstract: The present invention shows a solar cell element comprising a semiconductor substrate layer (2) with precisely one first doping, a layer structure (1) which is disposed on the front-side of the substrate layer (2) and is adjacent to the substrate layer, said layer structure having at least one doping complementary to the first doping, a rear-side metallization (3) which is disposed on the rear-side of the substrate layer which is situated opposite the layer structure (1) and is adjacent to the substrate layer, and a first (4) and a second (6) front-side metallization, the first front-side metallization (4) contacting the layer structure (1) electrically and the second front-side metallization (6), electrically insulated from the first front-side metallization and the layer structure (1), being disposed on the front-side of the substrate layer adjacent to the substrate layer.Type: GrantFiled: March 7, 2008Date of Patent: April 22, 2014Assignee: Fraunhoer-Gesellschaft zur Forderung der Angewandten Forschung e.v.Inventor: Rüdiger Löckenhoff
-
Publication number: 20140103347Abstract: Provided are a photoelectric conversion device, a method of manufacturing the photoelectric conversion device, and an X-ray image detector. A photoelectric conversion device at least includes a photodiode device. The photodiode device includes a lower electrode and an upper electrode, and a photoelectric conversion layer put between the lower and upper electrodes, where the photoelectric conversion layer includes a patterned edge surface, is smaller in size than the lower electrode and is placed on a surface of the lower electrode. The photodiode device further includes a protecting film covering at least the patterned edge surface of the photoelectric conversion layer. The protecting film except for an area where a contact hole is formed and the lower electrode are formed with a same-shaped pattern.Type: ApplicationFiled: October 10, 2013Publication date: April 17, 2014Applicant: NLT Technologies, Ltd.Inventor: Takayuki ISHINO
-
Publication number: 20140091374Abstract: A method of forming an integrated photonic semiconductor structure having a photonic device and a CMOS device may include depositing a first silicon nitride layer having a first stress property over the photonic device, depositing an oxide layer having a stress property over the deposited first silicon nitride layer, and depositing a second silicon nitride layer having a second stress property over the oxide layer. The deposited first silicon nitride layer, the oxide layer, and the second silicon nitride layer encapsulate the photonic device.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Solomon Assefa, Tymon Barwicz, Swetha Kamlapurkar, Marwan H. Khater, Steven M. Shank, Yurii A. Vlasov
-
Publication number: 20140092256Abstract: Various techniques are provided for implementing, operating, and manufacturing infrared imaging devices using integrated circuits. In one example, a system includes a focal plane array (FPA) integrated circuit comprising an array of infrared sensors adapted to image a scene, a plurality of active circuit components, a first metal layer disposed above and connected to the circuit components, a second metal layer disposed above the first metal layer and connected to the first metal layer, and a third metal layer disposed above the second metal layer and below the infrared sensors. The third metal layer is connected to the second metal layer and the infrared sensors. The first, second, and third metal layers are the only metal layers of the FPA between the infrared sensors and the circuit components. The first, second, and third metal layers are adapted to route signals between the circuit components and the infrared sensors.Type: ApplicationFiled: November 27, 2013Publication date: April 3, 2014Applicant: FLIR Systems, Inc.Inventors: Brian Simolon, Eric A. Kurth, Steve Barskey, Mark Nussmeier, Nicholas Högasten, Theodore R. Hoelter, Katrin Strandemar, Pierre Boulanger, Barbara Sharp
-
Publication number: 20140087510Abstract: An embodiment of the present invention provides a manufacturing method of an amorphous-silicon flat-panel X-ray sensor; the method reduces the number of mask plates to be used, simplifies the production processes, saves production costs, while also improving the product yield. The manufacturing method comprises: on a substrate, after a gate scan line is formed, forming a data line, a TFT switch element and a photosensitive element through one patterning process, wherein on the mask plate used in the patterning process, a region corresponding to a channel of the TFT switch element is semi-transmissive, whereas regions respectively corresponding to the data line, the photosensitive element and the portion of the TFT switch element other than the channel thereof are non-transmissive; thereafter, on the substrate formed with the TFT switch element and the photosensitive element, a passivation layer and a bias line are formed.Type: ApplicationFiled: October 29, 2012Publication date: March 27, 2014Inventors: Shaoying Xu, Zhenyu Xie, Jian Guo, Xu Chen
-
Publication number: 20140084143Abstract: A solid-state imaging device includes a photoelectric conversion section configured to generate photocharges and a transfer gate that transfers the photocharges to a semiconductor region. A method for driving a unit pixel includes a step of accumulating photocharges in a photoelectric conversion section and a step of accumulating the photocharges in a semiconductor region. A method of forming a solid-state imaging device includes implanting ions into a well layer through an opening in a mask, implanting additional ions into the well layer through an opening in another mask, and implanting other ions into the well layer through an opening in yet another mask. An electronic device includes the solid-state imaging device.Type: ApplicationFiled: July 5, 2012Publication date: March 27, 2014Applicant: SONY CORPORATIONInventors: Yorito Sakano, Keiji Mabuchi, Takashi Machida
-
Publication number: 20140084137Abstract: This disclosure provides systems, methods and apparatus relating to implementations of a switchable substrate that can be used in an imaging device. In one aspect, the switchable substrate includes a plurality of pixels, with each pixel having at least one switchable element. The switchable element can be switched between a first optical state and a second optical state. In the first optical state, a first spectral band of broadband light is reflected from the switchable element while a second spectral band is transmitted through the switchable element. In the second optical state, the first spectral band of the broadband light is transmitted through the switchable element while the second spectral band is reflected from the switchable element.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Inventors: Wilhelmus A. de Groot, Nicholas I. Buchan, Fan Yang, Philip D. Floyd, Russel A. Martin
-
Patent number: 8680629Abstract: A high-k metal gate stack and structures for CMOS devices and a method for forming the devices. The gate stack includes a high-k dielectric having a high dielectric constant greater than approximately 3.9, a germanium (Ge) material layer interfacing with the high-k dielectric, and a conductive electrode layer disposed above the high-k dielectric or the Ge material layer. The gate stack optimizes a shift of the flatband voltage or the threshold voltage to obtain high performance in p-FET devices.Type: GrantFiled: June 3, 2009Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventors: Hemanth Jagannathan, Takashi Ando, Vijay Narayanan
-
Patent number: 8680592Abstract: A method of forming a magnetic tunnel junction device is disclosed that includes forming a trench in a substrate, the trench including a first sidewall, a second sidewall, a third sidewall, a fourth sidewall, and a bottom wall. The method includes depositing a first conductive material within the trench proximate to the first sidewall and depositing a second conductive material within the trench. The method further includes depositing a magnetic tunnel junction (MTJ) structure within the trench. The MTJ structure includes a fixed magnetic layer having a magnetic field with a fixed magnetic orientation, a tunnel junction layer, and a free magnetic layer having a magnetic field with a configurable magnetic orientation. The method further includes selectively removing a portion of the MTJ structure that is adjacent to the fourth sidewall to create an opening such that the MTJ structure is substantially u-shaped.Type: GrantFiled: May 14, 2010Date of Patent: March 25, 2014Assignee: QUALCOMM IncorporatedInventor: Xia Li
-
Publication number: 20140077271Abstract: According to one embodiment, a solid-state image sensing device manufacturing method includes forming a photoelectric converting element, a diffusion layer included in a floating diffusion, and a read transistor, in a photoelectric converting element formation region of a semiconductor substrate, a floating diffusion formation region, and a read transistor formation region located between the photoelectric converting element formation region and the floating diffusion formation region, respectively, and forming a semiconductor layer including a impurity on the diffusion layer on the semiconductor substrate.Type: ApplicationFiled: March 15, 2013Publication date: March 20, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Osamu FUJII
-
Patent number: 8674469Abstract: A backside illuminated image sensor includes an isolation structure passing through a substrate, a sensor element formed overlying the front surface of the substrate, and a color filter formed overlying the back surface of the substrate.Type: GrantFiled: April 23, 2010Date of Patent: March 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuan-Chieh Huang, Chih-Jen Wu, Chen-Ming Huang, Dun-Nian Yaung, An-Chun Tu
-
Patent number: 8673674Abstract: An organic light emitting diode (OLED) display device and a method of fabricating the same is provided. Semiconductor layers of driving transistors located in two adjacent pixels included in the OLED display device may extend in different lengthwise directions. Thus, striped stains of the OLED display device can be improved.Type: GrantFiled: August 5, 2013Date of Patent: March 18, 2014Assignee: Samsung Display Co., Ltd.Inventors: Hong-Ro Lee, Sang-Jo Lee
-
Publication number: 20140065753Abstract: A method of manufacturing a solid-state image sensor having a pixel region and a peripheral circuit region, includes forming an oxide film on a semiconductor substrate, forming an insulating film on the oxide film, forming a first opening in the insulating film and the oxide film in the peripheral circuit region, forming a trench in the semiconductor substrate in the peripheral circuit region by etching the semiconductor substrate through the first opening using the insulating film as a mask, forming a second opening in the insulating film to penetrate through the insulating film in the pixel region and to reach a predetermined depth of the oxide film, and forming insulators in the trench and the second opening.Type: ApplicationFiled: August 30, 2013Publication date: March 6, 2014Applicant: CANON KABUSHIKI KAISHAInventor: Takeshi Aoki