Clock Control Of Data Processing System, Component, Or Data Transmission Patents (Class 713/600)
-
Patent number: 8065553Abstract: A semiconductor integrated circuit device has a command decoder for issuing a control command in accordance with a supplied control signal, a DRAM core, and a timing adjusting circuit for supplying the control command, set active for a predetermined period, as a DRAM control signal to the DRAM core. The timing adjusting circuit generates n different clocks that are respectively shifted in phase with respect to a supplied reference clock, and generates the DRAM control signal by setting the control command active in a prescribed operation cycle for only a period starting at a first predetermined clock pulse of a first clock of the n clocks and ending at a second predetermined clock pulse of a second clock of the n clocks. In this way, timing design with relatively high accuracy of adjustment can be done in a short period.Type: GrantFiled: January 23, 2009Date of Patent: November 22, 2011Assignee: Fujitsu LimitedInventors: Hirotaka Tamura, Hisakatsu Yamaguchi, Shigetoshi Wakayama, Kohtaroh Gotoh, Junji Ogawa
-
Patent number: 8060769Abstract: There is provided a duplexed field controller. The duplexed field controller includes: first and second control units between which a control authority is switchable; a first application clock that is updated based on a reference clock so as to define a timing of an application operation of the first control unit; a second application clock that is updated based on the reference clock so as to define a timing of an application operation of the second control unit; and an update control unit that bypasses the first update of the second application clock after switching of the control authority, if the first application clock is ahead of the second application clock when the control authority is switched from the first control unit to the second control unit.Type: GrantFiled: February 4, 2010Date of Patent: November 15, 2011Assignee: Yokogawa Electric CorporationInventors: Hideharu Yajima, Satoshi Kitamura, Senji Watanabe, Masafumi Kisa, Kazushi Sakamoto, Hiroyuki Takizawa, Kuniharu Akabane, Yoshinori Kobayashi, Kenji Habaguchi, Kiyotaka Kozakai, Mitsuhiro Kurono, Hiroaki Nakajima
-
Patent number: 8055932Abstract: A precision oscillator for an asynchronous transmission system. An integrated system on a chip with serial asynchronous communication capabilities includes processing circuitry for performing predefined digital processing functions on the chip and having an associated on chip free running clock circuit for generating a temperature compensated clock. An on-chip UART is provided for digitally communicating with an off-chip UART, which off-chip UART has an independent time reference, which communication between the on-chip UART and the off-chip UART is effected without clock recovery. The on-chip UART has a time-base derived from the temperature compensated clock. The temperature compensated clock provides a time reference for both the processing circuitry and the on-chip UART.Type: GrantFiled: July 1, 2008Date of Patent: November 8, 2011Assignee: Silicon Laboratories Inc.Inventors: Kartika Prihadi, Kenneth W. Fernald
-
Publication number: 20110271135Abstract: When receiving a predetermined command regarding an assigned key to a node apparatus, a history element is registered, which includes a first Logical Clock Value (LCV) at a first time the predetermined command was received, and a data value at a second time represented by the first LCV. When receiving a reference request to reference a data value at a third time represented by a specific LCV, a first marker is registered, which includes, as the specific LCV, a second LCV at a time when the reference request was received or a third LCV designated by the reference request, and further includes information concerning the reference request. When a fixed LCV in a system becomes not less than the specific LCV, a data value corresponding to the assigned key at the third time is identified from the history elements including first LCVs that are not greater than the specific LCV.Type: ApplicationFiled: March 23, 2011Publication date: November 3, 2011Applicant: FUJITSU LIMITEDInventor: Hiromichi KOBASHI
-
Publication number: 20110271134Abstract: An apparatus includes a communications port configured to communicate over a bus responsive to a clock signal and a clock signal generation circuit configured to generate the clock signal and to vary a gating hysteresis of the clock signal responsive to a control input, such as a communications transaction of the port. The clock signal generation circuit may be configured to vary the gating hysteresis of the clock signal based on an attribute of the transaction, such as an address of the transaction and/or a payload communicated in the transaction.Type: ApplicationFiled: May 3, 2010Publication date: November 3, 2011Applicant: QUALCOMM INCORPORATEDInventor: Richard Gerard Hofmann
-
Patent number: 8051224Abstract: The invention provides a method for serial data transmission. First, a chip select signal is enabled to a device for serial data transmission. Data stored in a first buffer of a controller is then transmitted to a second buffer of the device. A clock signal is then halted after data stored in the first buffer is completely transmitted. The first buffer is then refreshed with data newly received by the controller while the clock signal is halted. The clock signal is the restarted to operate the device after the first buffer is refreshed. Refreshed data stored in the first buffer is then transmitted to the second buffer while the clock signal is oscillating.Type: GrantFiled: March 24, 2010Date of Patent: November 1, 2011Assignee: Via Technologies, Inc.Inventor: Hsiao-Fung Chou
-
Patent number: 8050372Abstract: A clock-data recovery circuit includes a plurality of input ports and a code generation circuit. The plurality of input ports generates sampling clock signals based on digital control codes and samples input data signals based on the sampling clock signals to generate output data signals and phase detection signals, respectively. The code generation circuit generates the digital control codes based on the phase detection signals received from the input ports during a training mode.Type: GrantFiled: May 15, 2008Date of Patent: November 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Kyong-Su Lee
-
Publication number: 20110264930Abstract: A modular integrated circuit includes a hub module that is coupled to a plurality of spoke modules via a plurality of hub interfaces. A memory module stores hub software and hub data and configuration data. The hub software operates in accordance with a memory map that includes a plurality of first reserved blocks corresponding to memory reserved for the plurality of spoke modules, and at least one second reserved block corresponding to memory reserved for at least one optional spoke module. The plurality of first reserved blocks are activated based on the configuration data and the at least one second reserved block is deactivated based on the configuration data.Type: ApplicationFiled: April 26, 2010Publication date: October 27, 2011Applicant: BROADCOM CORPORATIONInventors: Lawrence J. Madar, III, Mark N. Fullerton, Bhupesh Kharwa
-
Publication number: 20110264901Abstract: A modular integrated circuit includes a hub module that is coupled to a plurality of spoke modules via a plurality of hub interfaces. The spoke modules include a plurality of interface circuits each having a hardware address. A memory module stores the hub software and hub data and configuration data. The hub software includes a plurality of driver modules corresponding to the plurality of interface circuits. The processing module executes boot firmware to configure the plurality of driver modules based on the hardware address of each of the plurality of interface circuits.Type: ApplicationFiled: April 26, 2010Publication date: October 27, 2011Applicant: BROADCOM CORPORATIONInventors: Lawrence J. Madar, III, Mark N. Fullerton, Bhupesh Kharwa
-
Patent number: 8046615Abstract: A sub-microcomputer having a sub-CPU and a power supply control section that controls the power supply to a main microcomputer is disposed in addition to the main microcomputer having a main CPU. A sub-clock section that supplies a sub-clock signal having a lower frequency to the sub-microcomputer can change over between a continuous mode and an intermittent mode. When the main CPU gives an operation stop notification to the sub-CPU, the sub-CPU recognizes the notification, stops the power supply to the main microcomputer, and sets the sub-clock section to the intermittent mode. The sub-CPU determines that the operation state condition is satisfied in the period of the intermittent mode, the sub-CPU changes over the sub-clock section to the continuous mode to restart the power supply to the main microcomputer.Type: GrantFiled: October 7, 2008Date of Patent: October 25, 2011Assignee: DENSO CORPORATIONInventors: Shinichirou Taguchi, Kenji Yamada, Akimitsu Inoue, Hideaki Ishihara
-
Patent number: 8046623Abstract: A multimedia processing system for processing a program stream containing a program clock reference information. The system comprises a clock generator, a timer, a modifier, a processing unit, a parser and a compensator. The clock generator generates a clock signal. The timer receives the clock signal and generates a time information. The modifier incorporates a timing reference information into the program stream, wherein the timing reference information is provided according to the time information and the program clock reference information. The processing unit processes the program stream to generate a data stream incorporated with the timing reference information. The parser extracts the timing reference information from the data stream. And, the compensator generates a control signal according to the timing reference information. Wherein the clock generator receives the control signal and adjusts the clock signal.Type: GrantFiled: January 12, 2009Date of Patent: October 25, 2011Assignee: Mediatek Inc.Inventor: Chih-Chieh Yang
-
Patent number: 8046510Abstract: A physical layer device (PLD), comprising: a first serializer-deserializer (SERDES) device having a first parallel port; a second SERDES device having a second parallel port; a third SERDES device having a third parallel port; and a path selector being selectively configurable to provide either (i) a first signal path between the first and second parallel ports, or (ii) a second signal path between the first and third parallel ports.Type: GrantFiled: January 7, 2011Date of Patent: October 25, 2011Assignee: Broadcom CorporationInventor: Gary S. Huff
-
Publication number: 20110258477Abstract: A method, computer program product and system for controlling the maximum turbo mode of a processor in a turbo boost state. The method comprises limiting a maximum turbo mode available to the processor by over-reporting the amount of current drawn by the processor to the current monitoring feedback line to the processor, wherein the processor uses the over-reported current to maintain operation of the processor within performance specifications of the processor. An automatic calibration routine may be used to determine nominal amounts of current over-reporting that may be used to prevent the processor performance from exceeding the maximum turbo mode. In one embodiment, a digital potentiometer is included in the voltage regulator circuit to over-report the current as instructed.Type: ApplicationFiled: April 19, 2010Publication date: October 20, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian A. Baker, Justin P. Bandholz, William H. Cox, JR., Sumeet Kochar, Ivan R. Zapata
-
Patent number: 8041874Abstract: A USB-to-Ethernet controller with a USB hub may be integrated into a single integrated circuit (IC) USB-Ethernet Combination (UEC) device. The UEC may provide the end user with an Ethernet port, multiple downstream USB ports, and an upstream USB port for connecting to a USB host controller. One or more of the USB hub ports may be brought off the IC, enabling an end user to connect them to any arbitrary USB device(s). The third hub port may be an internal downstream port without a physical layer, and may be configured to connect to an Ethernet controller, which may comprise a USB device controller. The Ethernet controller may connect to the internal downstream port via a digital interface such as UTMI. The UEC device may appear to the host computer as two separate devices, an Ethernet controller and a USB hub. The Ethernet controller may appear as a permanently attached device on the internal downstream port.Type: GrantFiled: February 11, 2009Date of Patent: October 18, 2011Assignee: Standard Microsystems CorporationInventors: John F. Sisto, Charles Forni
-
Patent number: 8041858Abstract: A method of operating an automation system with a plurality of automation devices connected for communication with a central unit is provided. Each automation device handles communication in accordance with a send clock. The central unit stores for each automation device accessible for communication information about the send clock for this device in a database. Further, the central unit handles communication with the automation devices according to their individual send clock.Type: GrantFiled: June 11, 2009Date of Patent: October 18, 2011Assignee: Siemens AktiengesellschaftInventors: Georg Biehler, Andreas Löwe, Ines Molzahn
-
Patent number: 8042010Abstract: One embodiment of the present invention provides a system that augments a circuit design with a mechanism for detecting and correcting timing errors. This system first partitions the circuit into a set of blocks that are clocked by an independent clock source, and integrates an error signal propagation circuit between the set of blocks. For a respective block, the system determines a set of internal registers that are to be implemented as double data sampling registers, and replaces the determined set of internal registers with double data sampling registers, wherein a given double data sampling register is configured to generate an error signal when it detects a timing error. Then, the system integrates a two-phase error correction circuit into the respective block, wherein when notified of a timing error by a double data sampling register, the two-phase error correction circuit is configured to stall registers in the respective block.Type: GrantFiled: October 22, 2008Date of Patent: October 18, 2011Assignee: Synopsys, Inc.Inventors: Florentin Dartu, Narendra V. Shenoy
-
Patent number: 8041978Abstract: A recording medium, method and apparatus for managing data are discussed. According to an embodiment, the present invention provides a method of reproducing main data and additional data. The method includes receiving the additional data associated with the main data, the additional data being divided into a plurality of segment units; and reproducing the additional data in a synchronous manner with the main data using time information if indication information indicates a presence of the time information. The time information indicates a presentation time of the additional data with respect to the main data. The main data and the additional data are reproduced according to management data, the management data including link information for linking the main data and the additional data.Type: GrantFiled: October 26, 2007Date of Patent: October 18, 2011Assignee: LG Electronics Inc.Inventors: Hyung Sun Kim, Kang Soo Seo, Byung Jin Kim, Soung Hyun Um
-
Patent number: 8037336Abstract: The present disclosure provides a spread spectrum clock generation system having a digitally controlled phase locked loop (PLL) and a digital frequency profile generator to create a near optimal frequency modulation profile for the purpose of achieving spectral flatness in the output frequency modulated clock. The circuit is combined with a multilevel error feedback noise shaping structure that provides the required noise transfer function for the quantization noise but maintains a unity gain all pass signal transfer function. This arrangement offers minimal degradation of the in-band signal-to-noise ratio (SNR) at the cost of higher out-of-band noise.Type: GrantFiled: May 15, 2007Date of Patent: October 11, 2011Assignee: STMicroelectronics PVT, Ltd.Inventor: Nitin Chawla
-
Patent number: 8037339Abstract: Example embodiments relate to a security device having two communication interfaces sharing at least one pin, each interface being capable of operating according to either of two predetermined communication protocols. The security device may further include a frequency detector to detect the frequency of a clock signal on the shared pin. Depending on the value of the detected frequency, and to which of a plurality of predetermined frequency ranges the detected frequency pertains, the security device may function according to one of the two predetermined communication protocols, operating at two different frequencies.Type: GrantFiled: May 24, 2007Date of Patent: October 11, 2011Assignee: Nagravision S.A.Inventors: Karl Osen, Nicolas Fischer
-
Publication number: 20110245981Abstract: Various computing center control and cooling apparatus and methods are disclosed. In one aspect, a method of controlling plural processors of a computing system is provided. The method includes monitoring activity levels of the plural processors over a time interval to determine plural activity level scores. The plural activity level scores are compared with predetermined processor activity level scores corresponding to preselected processor operating modes to determine a recommended operating mode for each of the plural processors. Each of the plural processors is instructed to operate in one of the recommended operating modes.Type: ApplicationFiled: April 6, 2010Publication date: October 6, 2011Inventors: Gamal Refai-Ahmed, Stanley Ossias, Maxat Touzelbaev
-
Publication number: 20110239036Abstract: A selectively synchronous wave pipeline segment and an integrated circuit (IC) including the segment. The segment includes a normally opaque input stage and output stage and multiple internal stages that are normally transparent. A programmable local clock control circuit provides internal stage clock selection control to internal stages. The internal clock selection control determines whether each internal pipeline stage is gated opaque by a local clock. The programmable local clock control circuit is programmed to allows data items to propagate as data waves in a wave pipeline until each wave reaches a point where beyond, a race condition is likely to exist. Multiple pipeline data items pass as data waves between input and said output stage selectively unclocked.Type: ApplicationFiled: March 25, 2010Publication date: September 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Hans M. Jacobson
-
Patent number: 8028187Abstract: A dual-mode communication apparatus and a method thereof are provided. The dual-mode communication apparatus comprises a microprocessor, a first tick generator, a second tick generator, and an operation system tick module that comprises a tick converter and an OS tick generator. The microprocessor receives an OS clock tick to execute a real-time program task. The first tick generator receives a first predetermined number of first clocks to generate a first clock tick when the first clock is active. The second tick generator receives a second predetermined number of second clocks to generate a second clock tick when the second clock is active. The tick converter, coupled to the first and second tick generators, converts the second clock tick such that the converted second clock tick has a converted clock tick rate substantially identical to the clock tick rate of the first clock tick.Type: GrantFiled: July 15, 2008Date of Patent: September 27, 2011Assignee: Mediatek Inc.Inventor: Ming-Chi Chen
-
Publication number: 20110231692Abstract: Embodiments of the invention relate to programmable data register circuits and programmable clock generation circuits For example, some embodiments include a buffer circuit for receiving input data and sending output data signals along a series of signal lines with a signal strength, and a signal modulator configured to determine the signal strength based on a control input. Some embodiments include a clock generation circuit for receiving clock reference and sending output clock signals along a series of signal lines with a signal character, and a signal modulator configured to determine the signal character based on a control input.Type: ApplicationFiled: March 19, 2010Publication date: September 22, 2011Inventor: Marc Loinaz
-
Patent number: 8024599Abstract: A system and method for digital communication wherein a host provides a host clock and a clockless device transmits to the host a bit stream synchronized according to the clock at a data rate that is an integer multiple of the clock rate. A training mechanism using training data detects time skew between host clock and bit stream, and a digital skew compensation mechanism compensates, substantially in real time, for the skew and for variations in the skew that may occur with the passage of time, in accordance with a vote among at least three samples of a bit of the bit stream, subsequent sampling being retarded or advanced if, respectively, an early or late sample is in disagreement with the vote. Preferably, the compensation value is selected from at least four possible compensation values, and can be stored in a memory to hasten subsequent restarts of the system.Type: GrantFiled: March 7, 2008Date of Patent: September 20, 2011Assignee: SanDisk IL LtdInventor: Tuvia Liran
-
Patent number: 8024597Abstract: The present invention implements a mechanism which enables zero-delay verification tools to detect clock domain crossing violations in device under test designs comprising two different clock domains where the fast clock rate is an integer multiple of the slow clock rate by inserting undefined (i.e., invalid) values on slow clock domain signals during the clock periods when the signals are not supposed to be captured. The undefined values are contained in the logic cone and emulate timing uncertainty of the path. Propagation of the undefined values through the capturing latch indicates improper clock domains crossing handling.Type: GrantFiled: February 21, 2008Date of Patent: September 20, 2011Assignee: International Business Machines CorporationInventors: Etai Adar, Ilya Granovsky, Efrat Greenberg, Itay Poleg
-
Patent number: 8024598Abstract: An apparatus and method for generating a clock using piecewise linear modulation are provided.Type: GrantFiled: January 30, 2008Date of Patent: September 20, 2011Assignee: Korea University Industrial & Academic Collaboration FoundationInventors: Chulwoo Kim, Song Minyoung, Ahn Sunghoon
-
Publication number: 20110225445Abstract: Methods and systems for calibrating parameters for communication between a controller and a memory device. A memory controller may be configured to calibrate one or more of the read latency and/or the latency window of a memory controller such that a data signal and a data strobe signal are received by the memory controller within the latency window of the memory controller.Type: ApplicationFiled: March 15, 2010Publication date: September 15, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin C. Gower, Kyu-hyoun Kim
-
Publication number: 20110225444Abstract: Methods and systems for calibrating parameters for communication between a controller and a memory device. A memory controller may be configured to calibrate one or more of the write latency and/or the latency window of a memory device such that a data signal and a data strobe signal are received by the memory device within the latency window of the memory device.Type: ApplicationFiled: March 15, 2010Publication date: September 15, 2011Applicant: International Business Machines CorporationInventors: Kevin C. Gower, Kyu-hyoun Kim
-
Patent number: 8020026Abstract: The present invention relates to providing a system clock signal that is based on either a first clock signal that is capable of being frequency-corrected or a second clock signal that is not capable of being frequency-corrected, depending on system needs. When the system clock signal is based on the second clock signal, all or part of the circuitry that provides the first clock signal may be disabled or powered-down to reduce power consumption. A multiplexer may be used to select either the first or the second clock signal to provide the system clock signal to system circuitry. The system circuitry may be intolerant of phase-jumps in the system clock signal; therefore, before the multiplexer transitions between the first and the second clock signals, the first clock signal may be phase-adjusted to bring it into phase-alignment with the second clock signal.Type: GrantFiled: February 29, 2008Date of Patent: September 13, 2011Assignee: RF Micro Devices, Inc.Inventors: Nadim Khlat, Navid Foroudi
-
Patent number: 8020018Abstract: A circuit arrangement is provided comprising a first partial circuit to receive a supply voltage, a second partial circuit to receive an output signal of the first partial circuit and a first clock signal, the second partial circuit to store the output signal of the first partial circuit depending on the first clock signal, and a control unit to decouple the supply voltage from the first partial circuit for a time period that is shorter than a cycle duration of the first clock signal, wherein the control unit is configured to receive a second clock signal which is derived from the first clock signal by delaying.Type: GrantFiled: September 26, 2007Date of Patent: September 13, 2011Assignee: Infineon Technologies AGInventors: Peter Hober, Knut Just
-
Patent number: 8020023Abstract: Exemplary systems and methods include a distribution device that maintains a clock rate and distributes a series of tasks to a group of execution devices. Each task has a plurality of samples per frame associated with a time stamp indicating when the task is to be executed. The execution devices execute the series of tasks at the times indicated and adjust the number of samples per frame in relation to the clock rate maintained by the distribution device.Type: GrantFiled: May 9, 2007Date of Patent: September 13, 2011Assignee: Sonos, Inc.Inventors: Nicholas A. J. Millington, Michael Ericson
-
Publication number: 20110219257Abstract: An idle-state detection circuit detects that the processor repeats every predetermined number of clocks an operation to load data satisfying a preset idle-state condition from a particular address, and determines that the processor is in an idle state if the number of iterations is greater than a preset specified number of loops.Type: ApplicationFiled: May 18, 2011Publication date: September 8, 2011Applicant: Panasonic CorporationInventor: Genichiro MATSUDA
-
Patent number: 8015429Abstract: Embodiments of methods and apparatus for clock and data recovery are disclosed. In some embodiments, a method for recovering data from an input data stream of a device is disclosed, the method comprising synchronizing, during an initialization phase, a data clock (DCK) with an input data stream; synchronizing, during the initialization phase, an edge clock signal (ECK) with the input data stream based at least in part on a phase relationship between the ECK and the synchronized DCK; and sampling, during the initialization phase, a rising edge of the input data stream with the synchronized ECK to generate a transition level reference voltage. Additional variants and embodiments may also be disclosed and claimed.Type: GrantFiled: June 30, 2008Date of Patent: September 6, 2011Assignee: Intel CorporationInventors: Ganesh Balamurugan, Frank P. O'Mahony, Bryan K. Casper
-
Patent number: 8015428Abstract: A processing device comprises an interface and its control circuit for performing data transfer in synchronization with an external clock, an internal oscillator, and an interface and its control circuit for performing data transfer by using an internal clock generated by the internal oscillator. In the processing device, a clock control circuit that switches a system clock between the internal clock and the external clock in accordance with the interface is provided. When the system clock is switched, the switching is performed after the CPU is set in a sleep state, and after the switching is completed, the sleep state of the CPU is released to restart the operation.Type: GrantFiled: June 11, 2008Date of Patent: September 6, 2011Assignee: Renesas Electronics CorporationInventors: Yoshinori Mochizuki, Masaharu Ukeda, Shigemasa Shiota
-
Patent number: 8015427Abstract: A system and method for prioritization of clock rates in a multi-core processor is provided. Instruction arrival rates are measured during a time interval Ti?1 to Ti by a monitoring module either internal to the processor or operatively interconnected with the processor. Using the measured instruction arrival rates, the monitoring module calculates an optimal instruction arrival rate for each core of the processor. For processors that support continuous frequency changes for cores, each core is then set to an optimal service rate. For processors that only support a discrete set of arrival rates, the optimal rates are mapped to a closest supported rate and the cores are set to the closest supported rate. This procedure is then repeated for each time interval.Type: GrantFiled: April 23, 2007Date of Patent: September 6, 2011Assignee: NetApp, Inc.Inventors: Steven C. Miller, Naresh Patel
-
Publication number: 20110214004Abstract: A packaged circuit includes an internal circuit, an embedded clock generator, a plurality of multi-function pins and a control pad. The embedded clock generator is for generating an internal clock. The pins include a clock output pin and a clock input pin. The clock output pin outputs the internal clock generated by the embedded clock generator. The clock input pin is for receiving an external clock. The control pad receives a control signal to determine whether the internal circuit utilizes a system clock according to the internal clock generated by the embedded clock generator or the external clock received by the clock input pin.Type: ApplicationFiled: March 24, 2010Publication date: September 1, 2011Inventors: Yi-Le Yang, Chun-Liang Chen, Yu-Cheng Lo
-
Publication number: 20110208991Abstract: A memory device includes a memory unit, a memory control unit that controls an access of the memory unit, a control unit that performs a communication process with a host device, a data terminal, a reset terminal, and a clock terminal. The control unit outputs a response signal for reporting the connection of the memory device to the host device through the data terminal in an m-th clock cycle (m is at least an integer of 1?m?n) corresponding to ID information of the memory device among first to n-th clock cycles (n is an integer of 2 or more) of clocks input to the clock terminal.Type: ApplicationFiled: February 18, 2011Publication date: August 25, 2011Applicant: Seiko Epson CorporationInventor: Jun Sato
-
Publication number: 20110208885Abstract: A method and apparatus to prevent I2C device from hanging the I2C data bus and thus stopping other devices in the system from transmitting or receiving data is presented. A logic transition detector detects a logic transition at the output data line of an I2C device and triggers a timer. The timer starts counting after it is triggered. A reset module resets the I2C interface module in the I2C device after the timer counts to a specified period of time. The timer is reset when the logic transition detector detects another logic transition at the output data line of the I2C device.Type: ApplicationFiled: February 25, 2010Publication date: August 25, 2011Applicants: Panasonic Corporation, Panasonic Semiconductor Asia Pte., Ltd.Inventors: Robin Shih Cheang KWEK, Shuang ZHANG
-
Patent number: 8006115Abstract: One embodiment of the invention comprises, in each clock zone of a central processing unit, at least one sensor that generates a power signal indicative of a power supply voltage within the clock zone, a clock generator for providing a variable frequency clock to the clock zone, and a controller for controlling an operating frequency of the clock generator in response to the power signal and in response to frequency adjustment communications from other clock zones.Type: GrantFiled: October 6, 2003Date of Patent: August 23, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Timothy C. Fischer, Samuel Naffziger
-
Publication number: 20110202788Abstract: A method and an activity tracking device for controlling clock gating of a data processing block is provided. The processing block is one of a plurality of data processing blocks of a circuitry system interconnected by a streaming data bus. The activity tracking device receives a busy indication from processing units and streaming data bus segments of the data processing block to keep track of the data transfer and processing activity therein, and has an output connected to a clock gate at the root of the local clock distribution network of the data processing block to gate off the clock of the data processing block when an idle condition is detected, and to recover the clock when a wake-up condition is detected. This provides a low complexity way of automatic clock gating in SoC designs, and generally a way to reduce power consumption of electronic devices.Type: ApplicationFiled: February 14, 2011Publication date: August 18, 2011Applicant: BLUE WONDER COMMUNICATIONS GMBHInventors: Kay HESSE, Lars MELZER
-
Patent number: 8001410Abstract: There is provided a system for comparing the phase characteristics of three generated clock signals, each having a unique phase relationship with an original clock signal, with the original clock signal and to select a signal based on the proximity of the phase characteristic of the three signals to the original signal. The selection of a clock signal that most closely approximates the original significantly reduces lock time when attempting to synchronize an internal clock with an external clock. Additionally, there is provided a method for comparing three clock signals with an original clock signal and selecting from the three clock signals one that is approximately in phase with the original clock signal.Type: GrantFiled: November 4, 2008Date of Patent: August 16, 2011Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 8001412Abstract: An interface alignment pattern for de-skewing data bits received on an elastic interface is disclosed. The interface alignment pattern is “busy” in that it has a high number of logic state transitions. The busy interface alignment pattern can be used for scrambling and unscrambling operational data. The interface alignment pattern has a unique timing sequence for determining the location of a data bit's first data beat.Type: GrantFiled: March 14, 2008Date of Patent: August 16, 2011Assignee: International Business Machines CorporationInventors: Frank D. Ferraiolo, Robert J. Reese, Michael B. Spear
-
Publication number: 20110197089Abstract: A data processing apparatus includes: a plurality of processing units adapted to process data according to input operation clocks; and a control unit adapted to measure response times of the plurality of processing units when the operation clocks of a common frequency are supplied to the plurality of processing units, and to control a frequency of the operation clocks to be supplied to at least one of the plurality of processing units so that a plurality of measured response times become closer to each other.Type: ApplicationFiled: January 21, 2011Publication date: August 11, 2011Applicant: CANON KABUSHIKI KAISHAInventors: Akio Nakagawa, Hisashi Ishikawa
-
Patent number: 7996704Abstract: The invention provides an asynchronous first in first out (FIFO) interface and operation method wherein a read-out clock and a write-in clock of the asynchronous FIFO interface is asynchronous. The asynchronous FIFO interface comprises a FIFO buffer, a clock controller and a variable integer divider. The FIFO buffer inputs at least one data with the write-in clock, and outputs the at least one data with the read-out clock. The clock controller outputs a clock control signal according to a number of data stored in the FIFO buffer. The variable integer divider divides a first signal to generate the read-out clock or the write-in clock by an integer divisor controlled by the clock control signal in order to adjust the number of data stored in the FIFO buffer.Type: GrantFiled: August 21, 2007Date of Patent: August 9, 2011Assignee: Richwave Technology Corp.Inventor: Tse-Peng Chen
-
Patent number: 7996699Abstract: Multiple media devices are synchronized in a multi-media system having a computer system, a plurality of media devices, and a display system. Each media device to be synchronized receives a front-end synchronization signal that periodically increments a front-end counter. The front-end counter represents an unadjusted system time (UST). The media device obtains a frame of data to be displayed from a computer system. The media device also receives a back-end synchronization signal that periodically increments a back-end counter each time a frame of data is to be displayed. The back-end counter represents a media stream count (MSC). UST and MSC data are periodically transmitted to the computer system for analysis and use by a synchronization algorithm. Specifically, UST is transmitted to the computer system each time a frame of data is obtained, and a UST/MSC pair is transmitted to the computer system each time a frame of data is displayed.Type: GrantFiled: April 11, 2005Date of Patent: August 9, 2011Assignee: Graphics Properties Holdings, Inc.Inventors: Michael K. Poimboeuf, Francis S. Bernard, Kevin A. Smith, Parkson Wong, Todd S. Stock, William R. Lawson
-
Patent number: 7996705Abstract: A multilevel input interface device connected to a signal bus including one or more data lines that transmit an M-level signal and a clock line that transmits a transmission clock signal indicating the timings of reading level information for the M-level signal, includes: a threshold value generation unit that produces a plurality of voltage outputs as a plurality of variable comparison reference signals according to the level-varying supply voltage; a level detection unit that compares, in synchronization with the transmission clock signal, the M-value level signal with the variable comparison reference signals and generates a logic output corresponding to an instantaneous value of the M-level signal; and a logic circuit unit that converts the logic output to a data signal.Type: GrantFiled: December 13, 2007Date of Patent: August 9, 2011Assignee: Seiko Epson CorporationInventor: Kesatoshi Takeuchi
-
Patent number: 7995620Abstract: A method for transferring data between a data transmission system and a processor of a participant in the data transmission system. All components of the data transmission system are synchronized to a common global time base. The operating system time base of the participant processor is synchronized to the global time base of the data transmission system at least prior to a data transfer, and, to this end, a synchronization clock pulse that is synchronous to the global time base of the data transmission system is provided for synchronizing the operating system time base. This synchronization clock pulse may be provided by a hardware and/or software arrangement. In a data transmission system for implementing the method, the synchronization clock pulse is provided by suitable arrangement(s) of the communications controller and applied to the host processor via a synchronization line.Type: GrantFiled: February 12, 2007Date of Patent: August 9, 2011Assignee: Robert Bosch GmbHInventors: Juergen Schirmer, Andreas-Juergen Rohatschek, Karsten Wehefritz, Clemens Schroff
-
Patent number: 7996692Abstract: The information processing apparatus equipped with a microprocessor is provided. The information processing apparatus equipped with a microprocessor includes: an operation clock signal generator that generates a frequency-variable operation clock signal supplied to the microprocessor; and a power supply voltage generator that determines a value of a power supply voltage to be supplied to the microprocessor according to a logarithm of a frequency of the operation clock signal and generates the power supply voltage.Type: GrantFiled: September 2, 2008Date of Patent: August 9, 2011Assignee: Seiko Epson CorporationInventor: Kesatoshi Takeuchi
-
Publication number: 20110191640Abstract: A memory device and a method of controlling the memory device are provided, comprising: generating commands at a memory controller; counting a number of commands in response to a clock signal; storing the commands and the count numbers corresponding to the commands; transmitting to a memory device the commands, the count number of the commands, and data; receiving at the memory device the commands, the count number of the commands, and data sent from the memory controller; counting at the memory device the number of commands received in response to the clock signal; storing at the memory device the count number of commands received; and transmitting the count number of the commands received to the memory controller, wherein said transmitting the count number of the command to the memory controller is performed upon indication of an error condition.Type: ApplicationFiled: January 12, 2011Publication date: August 4, 2011Inventor: Tae-youg Oh
-
Publication number: 20110185219Abstract: A memory device is configured to operate in first and second data input/output modes. The memory device includes a first electrode pad, a second electrode pad, a clock signal line, a first switching unit, and a second switching unit. The clock signal line is configured to transmit a clock to an integrated circuit inside the memory device. The first switching unit switches to electrically connect the first electrode pad and the clock signal line in response to a control signal occurring for the first data input/output mode. The second switching unit switches to electrically connect the second electrode pad and the clock signal line in response to an inverse signal of the control signal occurring for the second data input/output mode.Type: ApplicationFiled: January 25, 2011Publication date: July 28, 2011Inventors: Jin-gook Kim, Kwang-il Park, Seung-jun Bae