Clock Control Of Data Processing System, Component, Or Data Transmission Patents (Class 713/600)
-
Publication number: 20140095887Abstract: In accordance with disclosed embodiments, there are provided methods, systems, and apparatuses for maintaining trusted time at a client computing device including, for example, executing a computer program within a client device; initiating a call from the computer program to a secure time service of the client device requesting a trusted time stamp; retrieving, via the secure time service of the client device, a protected time from protected clock hardware of the client device; generating, at the secure time service of the client device, the trusted time stamp by signing the protected time retrieved from the protected clock hardware of the client device; and returning the trusted time stamp to the computer program. Other related embodiments are disclosed.Type: ApplicationFiled: September 29, 2012Publication date: April 3, 2014Inventors: Alex NAYSHTUT, Omer BEN-SHALOM, Abdul BAILEY, Adi SHALIV
-
Patent number: 8689037Abstract: A method of controlling core clocks in a multicore central processing unit is disclosed and may include executing a zeroth dynamic clock and voltage scaling (DCVS) algorithm on a zeroth core and executing a first DCVS algorithm on a first core. The zeroth DCVS algorithm may operable to independently control a zeroth clock frequency associated with the zeroth core and the first DCVS algorithm may be operable to independently control a first clock frequency associated with the first core.Type: GrantFiled: November 11, 2010Date of Patent: April 1, 2014Assignee: QUALCOMM IncorporatedInventors: Bohuslav Rychlik, Ali Iranli, Brian J. Salsbery, Sumit Sur, Steven S. Thomson, Robert A. Glenn
-
Publication number: 20140089723Abstract: The core chips each include a timing control circuit that outputs a timing signal synchronized with the outputting of parallel data to the interface chip. The interface chip includes a data input circuit that captures parallel data in synchronization with the timing signal. With this arrangement, the timing to output the parallel data and the timing to capture the parallel data are both synchronized with the timing signal generated in the core chips. Therefore, even if there is a difference in operation speed between each core chip and the interface chip, the parallel data can be accurately captured on the interface chip side.Type: ApplicationFiled: November 29, 2013Publication date: March 27, 2014Applicant: Elpida Memory, Inc.Inventors: Chikara KONDO, Naohisa NISHIOKA
-
Publication number: 20140082405Abstract: An embedded multimedia card (eMMC) includes a clock channel that receives a clock signal from a host, a command channel that receives a command from the host, a plurality of data channels that transmit data to the host, and a return clock channel that transmits a return clock synchronized with the data to the host.Type: ApplicationFiled: September 13, 2013Publication date: March 20, 2014Inventors: JUNG PIL LEE, JIN HYEOK CHOI, HWA SEOK OH, YOUNG-GYU KANG, SUNG HO SEO, MYUNG SUB SHIN, KYUNG PHIL YOO
-
Patent number: 8677053Abstract: A nonvolatile memory device includes a selecting unit configured to select one of a read data or a program signal indicating a program period, an output unit configured to output an output signal of the selecting unit to the outside of a chip, and an output pin connected to the output unit.Type: GrantFiled: June 22, 2009Date of Patent: March 18, 2014Assignee: Hynix Semiconductor Inc.Inventors: Ji-Hyae Bae, Kyoung-Wook Park
-
Patent number: 8671305Abstract: A circuit includes a phase detector circuit, a phase frequency detector circuit, a data detection circuit, a multiplexer circuit, and a clock signal generation circuit. The phase detector circuit is operable to generate a first phase detection signal based on a data signal and a first periodic signal. The phase frequency detector circuit is operable to generate a second phase detection signal based on second and third periodic signals. The data detection circuit is operable to generate a data detection signal based on the first phase detection signal. A multiplexer circuit is operable to provide one of the first and the second phase detection signals as a selected signal based on the data detection signal. The periodic signal generation circuit is operable to cause adjustments to phases of the first and the second periodic signals based on the selected signal.Type: GrantFiled: July 1, 2011Date of Patent: March 11, 2014Assignee: Altera CorporationInventors: Shou-Po Shih, Tim Tri Hoang, Kazi Asaduzzaman
-
Patent number: 8667319Abstract: Clock management is implemented using a variety of systems, devices and methods. According to one embodiment a clock transitioning circuit arrangement (104) is implemented for receiving data from a processor system (102) via a data bus (212, 214) and for modifying a state a clock-generation unit (106) having a local memory for controlling a plurality of clock outputs that provide clock signals for use by the processing system (102). The arrangement has a memory circuit (206) for storing the data from the processor system (102) and a control circuit (208) for accessing the data in the memory circuit (206) in response to a request to change a clock signal provided by an output of the plurality of clock outputs and for providing corresponding data to the local memory of the clock generation unit (106).Type: GrantFiled: October 16, 2008Date of Patent: March 4, 2014Assignee: Synopsys, Inc.Inventor: Greg Ehmann
-
Patent number: 8667317Abstract: The present disclosure relates to RF front-end (RFFE) circuitry that includes multiple RFFE circuits, each of which may be provided by a separate integrated circuit (IC), front-end module, or both. As such, the RFFE circuits may be connected to one another using an RFFE serial communications bus. Further, one or more of the RFFE circuits may need an accurate clock source for analog-to-digital conversion (ADC), digital-to-analog conversion (DAC), calibration, sensor measurements, or the like. Instead of including an integral clock source circuit or receiving a separate external clock signal, an RFFE circuit may extract clock information from the RFFE serial communications bus to provide one or more clock signal. The clock information may be associated with one or more serial communications command via the RFFE serial communications bus.Type: GrantFiled: September 17, 2010Date of Patent: March 4, 2014Assignee: RF Micro Devices, Inc.Inventors: Dharma Reddy Kadam, Nadim Khlat, Christopher Truong Ngo
-
Patent number: 8667318Abstract: Methods and systems for operating a wireless clock system for multimedia datastream transmission and display. Source clock frames are compared with a reference clock frames and the clock difference are transmitted to a wireless clock receiver which also receives the same reference clock frames. Source clock frames are re-constructed using the reference clock frames, clock difference information and the receiver's local clock system.Type: GrantFiled: June 11, 2008Date of Patent: March 4, 2014Assignee: Picongen Wireless, Inc.Inventors: Sai Manapragada, Alvan Dale Kluesing
-
Patent number: 8667320Abstract: Various embodiments utilize different counters or clocks, working in concert, to smooth out position information that is derived for a rendering/capturing device. Specifically, in at least some embodiments, each counter or clock has a different speed. A faster counter or clock is used to determine intra-transition position offsets relative to a slower counter or clock.Type: GrantFiled: April 22, 2013Date of Patent: March 4, 2014Assignee: Microsoft CorporationInventors: Daniel J. Sisolak, Kenneth H. Cooper
-
Patent number: 8656205Abstract: A USB device with a clock calibration function and a method for calibrating reference clocks of a USB device are provided. A USB 2.0 initial calibration is performed on the USB device in order to control an embedded oscillator (EMOSC) of the USB device to output a first reference clock compliance USB 2.0 specification and USB 3.0 specification during the initialization phase. After that, a USB 3.0 on-line calibration is performed on the USB device in order to control the EMOSC of the USB device to calibrate a second reference clock during a super-speed mode of USB 3.0 specification.Type: GrantFiled: January 16, 2011Date of Patent: February 18, 2014Assignee: JMicron Technology Corp.Inventors: Chun-Liang Chen, Yi-Le Yang, Yu-Cheng Lo
-
Patent number: 8656204Abstract: Example embodiments relate to a security device having two communication interfaces sharing at least one pin, each interface being capable of operating according to either of two predetermined communication protocols. The security device may further include a frequency detector to detect the frequency of a clock signal on the shared pin. Depending on the value of the detected frequency, and to which of a plurality of predetermined frequency ranges the detected frequency pertains, the security device may function according to one of the two predetermined communication protocols, operating at two different frequencies.Type: GrantFiled: June 25, 2010Date of Patent: February 18, 2014Assignee: Nagravision S.A.Inventors: Karl Osen, Nicolas Fischer
-
Patent number: 8656150Abstract: An overclocking method applied to a computer system includes the following steps: setting a first operating voltage and a first clock rate; generating a first control signal to a power supply and generating a second control signal to a clock generator according to the first operating voltage and the first clock rate, respectively; controlling the computer system into a sleep mode; resuming the computer system from the sleep mode after a predetermined time; restarting the power supply and the clock generator, and generating the first operating voltage by the power supply according to the first control signal and, generating the first clock rate by the clock generator according to the second control signal; and setting a parameter of a memory controller in a north bridge chip of the computer system via the first clock rate and the first operating voltage.Type: GrantFiled: December 27, 2010Date of Patent: February 18, 2014Assignee: ASUSTek Computer Inc.Inventors: Ren-Jiun Huang, Ben-Jen Lu
-
Patent number: 8650424Abstract: For one disclosed embodiment, a plurality of processor cores of a multicore processor may be operated at variable performance levels. One processor core may operate at a performance level different than a performance level at which another processor core may operate. Performance levels of multiple processor cores may be identified. Power consumption of the plurality of processor cores may be controlled based at least in part on the identified performance levels. Other embodiments are also disclosed.Type: GrantFiled: March 10, 2009Date of Patent: February 11, 2014Assignee: Intel CorporationInventors: Efraim Rotem, Oren Lamdan, Alon Naveh
-
Publication number: 20140040654Abstract: A microcontroller has a programmable timebase, wherein the timebase has a trigger input to start a timer or counter of the timebase and wherein the timebase can be configured to operate upon receiving a trigger signal in a first mode to generate a plurality of timer/counter event signals until a reset bit in a control register is set and in a second mode to generate a single timer/counter event signal and wherein the timebase can be configured to operate in a third mode to generate a predefined number of timer/counter event signals, wherein the predefined number is defined by a plurality of bits of a register.Type: ApplicationFiled: January 29, 2013Publication date: February 6, 2014Applicant: Microchip Technology IncorporatedInventor: Microchip Technology Incorporated
-
Patent number: 8635487Abstract: Methods and systems for calibrating parameters for communication between a controller and a memory device. A memory controller may be configured to calibrate one or more of the write latency and/or the latency window of a memory device such that a data signal and a data strobe signal are received by the memory device within the latency window of the memory device.Type: GrantFiled: March 15, 2010Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Kevin C. Gower, Kyu-hyoun Kim
-
Patent number: 8631266Abstract: A method of tuning a phase of a clock signal includes performing data training on a plurality of data pins through which data are input and output, in synchronization with a data clock signal; determining one of the data pins to be a representative pin; performing clock and data recovery (CDR) on read data of the representative pin; and adjusting a phase of the data clock signal based on the CDR.Type: GrantFiled: March 17, 2011Date of Patent: January 14, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Seok Seol, Young-Soo Sohn, Dong-Min Kim, Kwang-Il Park, Seung-Jun Bae
-
Publication number: 20140013138Abstract: According to an embodiment, a memory control device controls a memory from/to which data are read/written by a processor. The memory control device includes a clock switcher and a control signal switcher. The clock receives as input a first clock and a second clock at a higher frequency than the first clock, supplies the first clock to the memory until the second clock becomes stable, and supplies the second clock after the second clock has become stable. The a control signal switcher starts supplying, to the memory, a first control signal for initializing the memory to a state allowing reading/writing of data by the processor while the first clock is being supplied to the memory, and supplies, to the memory, a second control signal according to the reading/writing of data by the processor, after the second clock is supplied to the memory and the memory is initialized.Type: ApplicationFiled: March 6, 2013Publication date: January 9, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tatsunori Kanai, Tetsuro Kimura, Koichi Fujisaki, Junichi Segawa, Akihiro Shibata, Masaya Tarui, Satoshi Shirai, Yusuke Shirota, Hiroyoshi Haruki, Haruhiko Toyama
-
Publication number: 20140013151Abstract: In accordance with one embodiment of the invention, an I2C bus multiplexing circuit for use in an I2C bus interface can be provided. The I2C bus multiplexing circuit can facilitate multiplexer switching in an I2C bus interface by detecting a start command from an I2C master device via an I2C bus, buffering data from the I2C master device, detecting a clock frequency of a bus serial clock (SCL) line of the I2C master device, holding the serial data (SDA) line of the I2C master device in a clock stretch state and selecting a port based on the detected clock frequency of the SCL of the I2C master device. The method further can include sending the buffered data to an I2C slave device on the selected port. The method further can include receiving an acknowledgement from the I2C slave device on the selected port.Type: ApplicationFiled: July 4, 2012Publication date: January 9, 2014Applicant: International Business Machines CorporationInventors: Michael DeCesaris, Luke D. Remis, Gregory D. Sellman, Steven L. Vanderlinden
-
Patent number: 8626966Abstract: Systems and methods and computer program products are disclosed to determine the source data rate even in cases where the sink device is not directly coupled to the source device. A method includes, forming a logical channel from a source device to a sink device where the logical channel is configured to carry the source data stream and one or more rate parameters. The rate parameters relate a data rate of the source data stream to a data rate of the logical channel. Another method includes, detecting a logical channel in a received data stream where the logical channel includes the source data stream, recovering one or more rate parameters from the received data stream, determining a data rate of the logical channel, and determining the data rate of the source data stream based on the data rate of the logical channel and the one or more rate parameters.Type: GrantFiled: March 23, 2012Date of Patent: January 7, 2014Assignee: ATI Technologies ULCInventors: Nicholas J. Chorney, Collis Q. Carter
-
Patent number: 8621109Abstract: Synchronization of two or more items can be optimized through the use of parallel execution of synchronization tasks and adaptable processing that monitors and adjusts for system loading. Two or more synchronization tasks required to be performed for an item can, if not inherently serial in nature, be performed in parallel, optimizing synchronization of the item. Even if multiple synchronization tasks required for one item must be serially executed, e.g., download the item prior to translating the item, these synchronization tasks can be executed in parallel for different items, optimizing a download request involving two or more items. Moreover, multiple threads for one or more synchronization tasks can be concurrently executed when supportable by the current operating system resources. Rules can be established to ensure synchronization activity is not degraded by the overextension of system resources.Type: GrantFiled: March 12, 2012Date of Patent: December 31, 2013Assignee: Microsoft CorporationInventor: Cristian M. Matesan
-
Patent number: 8621253Abstract: A method and system for boosting a clock frequency for a processor in a mobile device based on user interface (UI) demand are described. In response to a user interaction through a UI in the mobile device, a vertical synchronization pulse request is made by an application and an indication of such request can be provided to a governor. The governor can adjust a clock frequency of a processor in the mobile device based on the generated indication. The processor can be a central processing unit or a graphics processing unit. The clock frequency can be boosted to a higher frequency to increase the processing capabilities of the mobile device to handle the computational requirements of the user interaction. Some time after boosting the clock frequency of the processor, the governor can return to normal operations in which the clock frequency scaling is typically based on a measured system load.Type: GrantFiled: June 26, 2012Date of Patent: December 31, 2013Assignee: Google Inc.Inventors: Jeff Brown, Mathias Agopian, Todd Poynor
-
Publication number: 20130339778Abstract: Implementations of the present disclosure involve an apparatus and/or method for communicating between domains of a computing system, where at least one of the domains operates on a skipped clock signal. Communication from a skipped clock domain to a non-skipped clock domain, or free running domain, may include a valid signal component configured to indicate when a new data packet is available and one or more counters associated with the domains to count received data packets for acknowledgement or credit purposes. The free running domain may receive data packets from any number of skipped clock domains through the communication scheme described herein. Communication from a free running domain to a skipped clock domain may include delaying transmitted data packets to correspond with the cycles of the skipped clock signal to ensure that transmitted data packets arrive at the skipped clock domain to be properly read on a skipped clock cycle.Type: ApplicationFiled: June 14, 2012Publication date: December 19, 2013Applicant: Oracle International CorporationInventors: David Richard Smentek, Manling Yang
-
Patent number: 8612786Abstract: A deep idle mode for electronic devices is described, which provides significant power savings while allowing significantly shorter resumption times than experienced with a suspend mode. During deep idle mode, a root clock such as the microcontroller unit phase-locked loop (MPLL) is scaled or gated entirely and other clocks such as the processor, memory, and general purpose timer clocks may be scaled. To maintain functionality while these clocks are scaled or gated, an external clock source couples to the processor, memory, and a general purpose timer.Type: GrantFiled: September 24, 2010Date of Patent: December 17, 2013Assignee: Amazon Technologies, Inc.Inventors: Manish Lachwani, David Berbessou
-
Patent number: 8612795Abstract: One embodiment relates to a clocking network interconnecting an array of transceivers. The clocking network includes first and second series of multiplexers, each multiplexer in the first and second series being adjacent to a transceiver. The first series of multiplexers selectively transmits clock signals in a first direction of the array, and the second series of multiplexers selectively transmits clock signals in a second direction of the array. Another embodiment relates to an integrated circuit with a programmable interface. The integrated circuit includes an array of physical media attachment circuits, phase-locked loop circuits, and a clock distribution network. The clock distribution network is arranged to be programmed into multiple segments. Each segment distributes a clock signal to a bounded range of the physical media attachment circuits in the array. Another embodiment relates to a method of distributing clock signals in an integrated circuit. Other embodiments and features are also disclosed.Type: GrantFiled: July 30, 2010Date of Patent: December 17, 2013Assignee: Altera CorporationInventors: Weiqi Ding, Kumara Tharmalingam
-
Publication number: 20130332719Abstract: A remote component controller of a server rack includes a real time clock information unit to maintain real clock time and to respond to requests for real time clock information, and a communication module to receive over a communication link a request from a processing node of the server rack for real time clock information, to forward the request to the real time clock information unit, to receive from the real time clock information unit a response to the request, and to transmit the response to the request to the processing node over the communication link.Type: ApplicationFiled: May 17, 2013Publication date: December 12, 2013Applicant: Dell Products, LPInventors: Robert W. Hormuth, Robert L. Winter, Shawn J. Dube, Bradley J. Booth, Geng Lin, Jimmy Pike
-
Patent number: 8601297Abstract: Energy proportional solutions are provided for computer networks such as datacenters. Congestion sensing heuristics are used to adaptively route traffic across links. Traffic intensity is sensed and links are dynamically activated as they are needed. As the offered load is decreased, the lower channel utilization is sensed and the link speed is reduced to save power. Flattened butterfly topologies can be used in a further power saving approach. Switch mechanisms are exploit the topology's capabilities by reconfiguring link speeds on-the-fly to match bandwidth and power with the traffic demand. For instance, the system may estimate the future bandwidth needs of each link and reconfigure its data rate to meet those requirements while consuming less power. In one configuration, a mechanism is provided where the switch tracks the utilization of each of its links over an epoch, and then makes an adjustment at the end of the epoch.Type: GrantFiled: June 18, 2010Date of Patent: December 3, 2013Assignee: Google Inc.Inventors: Dennis C. Abts, Peter Michael Klausler, Hong Liu, Michael Marty, Philip Wells
-
Patent number: 8599642Abstract: A method of generating a dynamic port enable signal for gating memory array data to an output node includes generating a programmable leading edge clock signal derivation of an input dynamic clock signal; generating a programmable trailing edge clock signal derivation of the input dynamic clock signal, wherein the leading edge clock signal derivation and the trailing edge clock signal derivation are independently programmable with respect to one another; and gating the generated programmable leading and trailing edge clock signal derivations with a static input enable signal so as to generate the port enable signal such that, when inactive, the port enable signal prevents early memory array data from being coupled to the output node.Type: GrantFiled: June 23, 2010Date of Patent: December 3, 2013Assignee: International Business Machines CorporationInventors: Paul A. Bunce, John D. Davis, Diana M. Henderson, Jigar J. Vora
-
Patent number: 8595527Abstract: Provided are a method of managing power of a multi-core processor, a recording medium storing a program for performing the method, and a multi-core processor system. The method of managing power of a multi-core processor having at least one core includes determining a parallel-processing section on the basis of information included in a parallel-processing program, collecting information for determining a clock frequency of the core in the determined parallel-processing section according to each core, and then determining the clock frequency of the core on the basis of the collected information. Accordingly, it is possible to minimize power consumption while ensuring quality of service (QoS).Type: GrantFiled: April 8, 2010Date of Patent: November 26, 2013Assignee: Postech Academy—Industry FoundationInventors: Ki-Seok Chung, Young-Si Hwang
-
Patent number: 8595537Abstract: A system and method are disclosed to generate and terminate clock shift modes during initialization of a synchronous circuit (e.g., a delay-locked loop or DLL). Upon initialization, the DLL is entered into a ForceSL (Force Shift Left) mode and an Onlx mode (i.e., left shifting on each clock cycle). The feedback clock that tracks the phase of the reference clock (derived from the system clock) is initially delayed in a coarse phase detector prior to applying it to the coarse phase detection window. Two delayed versions of the feedback clock are sampled by the reference clock to generate a pair of phase information signals, which are then used to establish an advanced phase equal (APHEQ) signal. The APHEQ signal is used to terminate the ForceSL and Onlx modes, thereby preventing wrong ForceSL exit due to clock jitter or feedback path overshooting during Onlx exit, and resulting in faster DLL locking time.Type: GrantFiled: September 10, 2012Date of Patent: November 26, 2013Assignee: Micron Technology, Inc.Inventor: Kang Yong Kim
-
Patent number: 8595523Abstract: A data writing method for writing data from a host system into a plurality of memory dies of a rewritable non-volatile memory storage apparatus is provided. The data writing method includes determining whether the data transmission interface of the host system complies with a first interface standard or a second interface standard. The data writing method also includes using a general mode to write the data into the memory dies when the data transmission interface of the host system complies with the first interface standard and using a power saving mode to write the data into the memory dies when the data transmission interface of the host system complies with the second interface standard. Accordingly, the data writing method can effectively prevent the stability of the rewritable non-volatile memory storage apparatus from reducing due to insufficient power supplied by the data transmission interface.Type: GrantFiled: February 24, 2011Date of Patent: November 26, 2013Assignee: Phison Electronics Corp.Inventor: Hong-Lipp Ko
-
Patent number: 8595540Abstract: Systems, methods, and other embodiments associated with clock generation are provided. In one embodiment, an apparatus comprises a digital clock circuit. Receive logic is configured to receive a timing message from a network device, where the timing message includes timing information associated with a stream of content. Content logic is configured to process the stream of content. A frequency and a phase are determined from the timing information. The digital clock circuit is configured to generate a digital clock with the frequency and the phase, where the digital clock is used to control the content logic to process the stream of content.Type: GrantFiled: December 20, 2012Date of Patent: November 26, 2013Assignee: Marvell International Ltd.Inventor: Raghu Kondapalli
-
Patent number: 8594575Abstract: Methods and apparatuses for minimizing co-channel interference in communications systems are disclosed. A method in accordance with the present invention comprises shifting a characteristic of the first signal with respect to a like characteristic of the second signal to mitigate co-channel interference, and transmitting the first signal and the second signal over different channels of the communication system.Type: GrantFiled: April 14, 2008Date of Patent: November 26, 2013Assignee: The DIRECTV Group, Inc.Inventors: Joseph Santoru, Ernest C. Chen, Shamik Maitra, Dennis Lai, Guangcai Zhou, Tung-Sheng Lin
-
Patent number: 8589716Abstract: The clock circuit of an integrated circuit operates with variations such as temperature, ground noise, and power noise. Various aspects of an improved clock integrated circuit address one or more of the variations in temperature, ground noise, and power noise.Type: GrantFiled: August 28, 2012Date of Patent: November 19, 2013Assignee: Macronix International Co., Ltd.Inventors: Chung-Kuang Chen, Chun-Hsiung Hung, Han-Sung Chen
-
Patent number: 8588341Abstract: A circuit that transfers data between a first clock domain using a first clock and a second clock domain using a second clock synchronized with the first clock. The circuit comprises a data holding circuit operating at the first clock, an enable signal generation circuit connected to the data holding circuit. Preferably, the data transfer circuit includes an edge signal generation circuit connected to the data holding circuit, the edge signal generation circuit generating an edge signal allowing the data holding circuit to receive and send the data when edges of the first clock and the second clock align, and applying the edge signal to the data holding circuit.Type: GrantFiled: October 6, 2011Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Takashi Maeno, Masahiro Murakami
-
Patent number: 8589718Abstract: A performance scaling device, a processor having the same, and a performance scaling method thereof are provided. The performance scaling device includes an adaptive voltage scaling unit, a latency prediction unit, and a variable-latency datapath. The adaptive voltage scaling unit generates a plurality of operation voltages and transmits the operation voltages to the variable-latency datapath. The variable-latency datapath operates with different latencies according to the operation voltages and generates an operation latency. The latency prediction unit receives the operation latency and a system latency tolerance and generates a voltage scaling signal for the adaptive voltage scaling unit according to the operation latency and the system latency tolerance. The adaptive voltage scaling unit outputs and scales the operation voltages thereof according to the voltage scaling signal.Type: GrantFiled: September 14, 2010Date of Patent: November 19, 2013Assignee: Industrial Technology Research InstituteInventors: Chi-Hung Lin, Pi-Cheng Hsiao, Tay-Jyi Lin, Gin-Kou Ma
-
Patent number: 8589717Abstract: For an integrated circuit (IC) that retrieves data from a memory device external to the IC, a novel memory interface module that generates a sampling clock to the memory device and samples the retrieved data is described. The memory interface module adjusts the frequency of the sampling clock and selects a sampling time for sampling the retrieved data. The memory interface includes a training module that monitors a data pin of the memory device for transitions. The training module searches and records the earliest transition and the latest transition with respect to the period of the sampling clock. The memory interface module uses the earliest transition and the latest transition to determine an interval of data uncertainty (uncertainty interval) for the data pin. The memory interface module facilitates determining a new sampling time and a new sampling clock frequency based on the uncertainty intervals.Type: GrantFiled: October 13, 2010Date of Patent: November 19, 2013Assignee: Tabula, Inc.Inventors: Paul G. Davis, Quoc B. Huynh, John C. Peck, Jr.
-
Patent number: 8588355Abstract: A timing recovery controller capable of performing timing recovery for a data sequence at twice a symbol rate includes a sampler, a timing base device, a timing error detector and a timing lock detector. The timing error detector includes a first delay unit and a second delay unit, for delaying a data sequence to output a first delay data sequence and a second delay data sequence, respectively, and a timing error calculating module, for generating a timing error value, to adjust a time base. The timing lock detector includes a third delay unit, for delaying the data sequence to output a third delay data sequence, and a timing lock determination module, for generating a timing lock determination result.Type: GrantFiled: August 6, 2010Date of Patent: November 19, 2013Assignee: NOVATEK Microelectronics Corp.Inventor: Kung-Piao Huang
-
Patent number: 8578404Abstract: Methods, apparatus and articles of manufacture for program telecast monitoring using watermarks are disclosed. An example method for program monitoring disclosed herein comprises obtaining a sequence of watermarks detected from a presentation of media content at a monitored site, and comparing a data pattern obtained from the sequence of watermarks with a set of possible data patterns to identify a particular program transmission of the media content, the set of possible data patterns being associated respectively with a set of possible transmissions of the media content. An example method to watermark media content disclosed herein comprises encoding the media content with a sequence of watermarks, a watermark in the sequence of watermarks including content identifying payload data, and modifying the sequence of watermarks to also include a data pattern associated with a particular transmission of the media content.Type: GrantFiled: June 30, 2011Date of Patent: November 5, 2013Assignee: The Nielsen Company (US), LLCInventor: Francis Gavin McMillan
-
Publication number: 20130290769Abstract: The accuracy of data processing operations in implantable medical devices is improved through reductions in errors associated with data acquisition, reading, and transmission. In one embodiment, two or more circuit modules of the device are operated at different clock speeds and a voting scheme is utilized to obtain a valid data value from one of the modules. The disclosure describes methods, devices and systems that utilize the voting schemes to eliminate errors induced by race conditions in obtaining the valid data values by obtaining a plurality of data samples during operation of the circuit modules at the different clock speeds and selecting from among the data samples the valid data value.Type: ApplicationFiled: April 25, 2012Publication date: October 31, 2013Inventor: Robert A. Corey
-
Patent number: 8572425Abstract: A microcomputer is provided having a memory card interface capable of correctly latching data even when a card such as an MMC card is connected thereto. In the microcomputer having an interface with an external device such as a memory card, the interface unit is provided with an output driver connected to an external terminal for outputting a clock signal to output the clock signal and with an equivalent load circuit capable of imparting, to the clock signal extracted from an arbitrary position in a stage previous to the output driver in a clock signal path, delay equivalent to delay resulting from an external load connected to the external terminal in order to generate a clock signal for latching data inputted from the memory card.Type: GrantFiled: July 19, 2012Date of Patent: October 29, 2013Assignee: Renesas Electronics CorporationInventors: Kazuo Sakamoto, Naozumi Morino, Ikuo Kudo
-
Patent number: 8566632Abstract: Various embodiments relate to a network receiver using distributed clock synchronization. The network receiver may include a first timing engine that samples bits received by the receiver with a first clock having a first clock frequency (f1) with a first clock frequency tolerance (?f1), and a second timing engine that samples bits received by the receiver with a second clock having a second clock frequency (f2) with a second clock frequency tolerance (?f2). The second clock frequency is less than the first clock frequency. The network receiver may also include a third timing engine that samples bits received by the receiver with a third clock having a third clock frequency (f3) with a third clock frequency tolerance (?f3). The third clock frequency may be greater than the first clock frequency.Type: GrantFiled: January 18, 2011Date of Patent: October 22, 2013Assignee: NXP B.V.Inventors: Rolf van de Burgt, Bernd Elend
-
Publication number: 20130275799Abstract: The present invention includes a circuit, system and method for selectively turning off internal clock drivers to reduce operating current. The present invention may be used to reduce power consumption by reducing operating current in a memory device. Operating current may be reduced by turning off internal clock drivers that deliver a clock signal during selected periods of time. According to an embodiment of clock control circuitry of the present invention, an internal clock is disabled if a no operation command is detected during periods of time when no read or write burst operation is taking place. Methods, memory devices and computer systems including the clock control circuitry and its functionality are also disclosed.Type: ApplicationFiled: March 12, 2013Publication date: October 17, 2013Inventor: George B. Raad
-
Patent number: 8560876Abstract: In a computing system having a multi-core central processing unit (CPU) having at least two cores, it is determined that a task to be scheduled meets clock acceleration criteria such as requiring a number of threads less than or equal to a pre-defined threshold and/or having tasks that will run above a pre-determined amount of time. Thereafter, a clock speed of a first core of the CPU is increased and a clock speed of a second core of the CPU is decreased. Once the clock speeds have been adjusted, the task is scheduled to be executed by the first core. Related apparatus, systems, techniques and articles are also described.Type: GrantFiled: July 6, 2010Date of Patent: October 15, 2013Assignee: SAP AGInventors: Volker Driesen, Peter Eberlein
-
Patent number: 8555104Abstract: A frequency adapter for synchronizing data transfers between a low-frequency module and a high-frequency module connected to an internal bus. The frequency adapter includes a low-to-high synchronization unit for synchronizing data transfers from the low frequency module to the high-frequency module, wherein the low-to-high synchronization unit is clocked by a low frequency clock; and a high-to-low synchronization unit for synchronizing data transfers from the high frequency module to the low-frequency module, wherein the high-to-low synchronization unit is clocked by a low frequency clock.Type: GrantFiled: January 13, 2010Date of Patent: October 8, 2013Assignee: Broadcom CorporationInventors: Asaf Koren, David Avishai, Limor Yonatani, Yariv Aviram, Jacob Harel
-
Patent number: 8549342Abstract: A device for adjusting the timing of at least one edge of an output pulse created in response to a reference pulse is disclosed. Such a device may include a first memory circuit having two or more first memory cells and a second memory circuit also having two or more second memory cells. The first memory circuit may be configured to periodically sample the reference pulse at the rising edges of a first sample clock while the second memory circuit may be configured to periodically sample the reference pulse at the falling edges of the first sample clock. A combinatorial logic circuit may also be included to produce the output pulse having at least one adjusted edge based on a set of timing instructions and timing information provided by the first and/or second memory circuits.Type: GrantFiled: April 5, 2011Date of Patent: October 1, 2013Assignee: Marvell International Ltd.Inventors: Roy G. Moss, Douglas G. Keithley, Richard N. Woolley
-
Patent number: 8549343Abstract: A multimedia processing system for processing a program stream containing a program clock reference information. The system comprises a clock generator, a timer, a modifier, a processing unit, a parser and a compensator. The clock generator generates a clock signal. The timer receives the clock signal and generates a time information. The modifier incorporates a timing reference information into the program stream, wherein the timing reference information is provided according to the time information and the program clock reference information. The processing unit processes the program stream to generate a data stream incorporated with the timing reference information. The parser extracts the timing reference information from the data stream. And, the compensator generates a control signal according to the timing reference information. Wherein the clock generator receives the control signal and adjusts the clock signal.Type: GrantFiled: September 20, 2011Date of Patent: October 1, 2013Assignee: Mediatek Inc.Inventor: Chih-Chieh Yang
-
Patent number: 8549329Abstract: According to some embodiments, power information associated with a computing system may be monitored. Based on the monitored power information, it may be determined whether a hardware memory throttling signal will be asserted and/or that a processor power control signal will be asserted.Type: GrantFiled: December 31, 2008Date of Patent: October 1, 2013Assignee: Intel CorporationInventors: Gopal Mundada, Xiuting (Kaleen) Man, Brian Griffith, Viktor D. Vogman, Richard Kaltenbach
-
Patent number: 8548616Abstract: A digital audio device has a plurality of input ports that are provided with a plurality of digital audio signals. A plurality of extraction parts extract a clock signal from the digital audio signal, when the clock signal is superimposed in the digital audio signal provided to corresponding input ports. A first selection part selects the extracted clock signal as a word clock when the clock signal is extracted by any one of the plurality of the extraction parts. A frequency storage part stores a frequency of the clock signal selected by the first selection part. An internal clock generator outputs a clock signal having a frequency as specified. A second selection part selects the clock signal output from the internal clock generator as a word clock when no clock signal is extracted by the plurality of the extraction parts, the frequency of the clock signal output from the internal clock generator being set to the frequency stored in the frequency storage part.Type: GrantFiled: March 26, 2010Date of Patent: October 1, 2013Inventors: Takaaki Makino, Mitsutaka Gotoh, Akio Suyama
-
Patent number: 8549344Abstract: A method for reducing electromagnetic emissions in an electronic device having a multiple micro-controllers includes identifying the number of micro-controllers installed in the electronic device. An operating frequency range of the electronic device is determined based on the operating frequency range of each micro-controller. A frequency spacing for each micro-controller within the operating frequency range of the electronic device is then calculated, and an operating frequency is assigned to each micro-controller. The operating frequency of each micro-controller is separated from the operating frequency of each other micro-controller by at least the frequency spacing. Then, the operating frequency of each micro-controller is set at the assigned operating frequency.Type: GrantFiled: January 28, 2010Date of Patent: October 1, 2013Assignee: Xerox CorporationInventor: Kevin M. Carolan