Clock Control Of Data Processing System, Component, Or Data Transmission Patents (Class 713/600)
-
Patent number: 8543860Abstract: A clocking system, comprises a plurality of clocked data processing devices and a clock control circuit controlling a generation of a plurality of clock signals and an application of the clock signals to the plurality of data processing devices, allowing to clock at least one of the data processing devices while freezing all but the at least one of the data processing devices. A method for clocking a plurality of clocked data processing devices comprises controlling a generation of a plurality of clock signals and controlling an application of the clock signals to the plurality of data processing devices, allowing to clock at least one of the data processing devices while freezing all but the at least one of the data processing devices.Type: GrantFiled: August 26, 2008Date of Patent: September 24, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Derek Beattie, Carl Culshaw, Alan Devine, James Andrew Collier Scobie
-
Publication number: 20130246836Abstract: A decoding circuit includes a pre-trigger signal generating unit, a comparing unit, and a starting signal generating unit. The pre-trigger signal generating unit receives the former encoded data and generates a pre-trigger signal when the former encoded data of the received command matches the corresponding former encoded data of a predetermined command. The comparing unit generates a match signal when the latter encoded data of the received command is the same with the latter encoded data of the predetermined command. The starting signal generating unit outputs a starting signal according to the pre-trigger signal and the match signal. The starting signal starts a corresponding operation of the predetermined command.Type: ApplicationFiled: May 7, 2013Publication date: September 19, 2013Applicant: Macronix International Co., Ltd.Inventor: Yung-Feng Lin
-
Patent number: 8539275Abstract: A single wire serial interface for power ICs and other devices is provided. To use the interface, a device is configured to include an EN/SET input pin. A counter within the device counts clock pulses sent to the EN/SET input pin. The output of the counter is passed to a ROM or other decoder circuit. The ROM selects an operational state for the device that corresponds to the value of the counter. In this way, control states may be selected for the device by sending corresponding clock pulses to the EN/SET pin. Holding the EN/SET pin high causes the device to maintain its operational state. Holding the EN/SET pin low for a predetermined timeout period resets the counter and causes the device to adopt a predetermined configuration (such as off) until new clock pulses are received at the EN/SET pin.Type: GrantFiled: February 15, 2011Date of Patent: September 17, 2013Assignee: Skyworks Solutions, Inc.Inventors: Kevin P. D'Angelo, David Alan Brown, John Sung K. So, Jan Nilsson, Richard K Williams
-
Patent number: 8533522Abstract: A synchronization circuit for re-synchronizing data from an input clock to an output clock is presented. The first transparent latch receives data synchronized to an input clock. A second transparent latch receives data from the first transparent latch and outputs data dependent on a delayed output clock which is the output clock delayed by an insertion delay. An output latch receives data from the second transparent latch and synchronizes data to the output clock.Type: GrantFiled: September 21, 2012Date of Patent: September 10, 2013Assignee: MOSAID Technologies IncorporatedInventors: Alan Roth, Oswald Becca, Pedro Ovalle
-
Patent number: 8533519Abstract: A motherboard with overclocking and overvolting functions is provided. The motherboard with an overvolting function includes a specified component, a voltage regulator and a micro-controller. The specified component receives an operating voltage. The voltage regulator generates the operating voltage according to a reference voltage. The micro-controller is electrically connected to an external input device for receiving a control signal issued by the external input device and adjusting the reference voltage according to the control signal.Type: GrantFiled: December 7, 2010Date of Patent: September 10, 2013Assignee: ASUSTeK Computer Inc.Inventors: Chao-Chung Wu, Yu-Chen Lee, Chien-Shien Lin
-
Patent number: 8531893Abstract: In a data processor having a bus controller that performs timing control of access from the CPU operated in synchronization with a high-speed first clock signal to a peripheral circuit operated in synchronization with a low-speed second clock signal, a timing control circuit is provided between the peripheral circuit and the bus controller, and the bus controller causes, in response to a read instruction from the peripheral circuit, the timing control circuit to output data held by the peripheral circuit to the bus controller in synchronization with the cycle of the high-speed clock signal, causes the timing control circuit to start, in response to a write instruction directed to the peripheral circuit, writing into the peripheral circuit in synchronization with the cycle of the high-speed clock signal, and terminates the writing in synchronization with the cycle of the low-speed clock signal.Type: GrantFiled: November 11, 2012Date of Patent: September 10, 2013Assignee: Renesas Electronics CorporationInventors: Yoshihiko Hotta, Seiichi Saito, Hiroyuki Hamasaki, Hirotaka Hara, Itaru Nonomura
-
Patent number: 8527804Abstract: A method and apparatus for controlling system access to a memory that includes receiving first and second instructions, and evaluating whether both instructions can architecturally complete. When at least one instruction cannot architecturally complete, delaying both instructions. When both instructions can architecturally complete and at least one is a write instruction, adjusting a write control of the memory to account for an evaluation delay. The evaluation delay can be sufficient to evaluate whether both instructions can architecturally complete. The evaluation delay can be input to the write control and not the read control of the memory. A precharge clock of the memory can be adjusted to account for the evaluation delay. Evaluating whether both instructions can architecturally complete can include determining whether data for each instruction is located in a cache, and whether the instructions are memory access instructions.Type: GrantFiled: November 1, 2010Date of Patent: September 3, 2013Assignee: QUALCOMM IncorporatedInventors: Jentsung Ken Lin, Ajay Anant Ingle, Eai-hsin A. Kuo, Paul Douglas Bassett
-
Patent number: 8526601Abstract: In the present method of implementing functioning of an encryption engine, a plurality of logic blocks are provided, each for running a function. Each function is run based on three variables, each of which may have a first or second value. The function is run with the first variable value selected as having its first value, and with the second and third variables having their actual values. The function is again run with the first variable value selected as having its second value, and again with the second and third variables having their actual values. An actual value of the first variable is determined, and the output of the logic block is determined by the actual value of the first variable.Type: GrantFiled: April 5, 2004Date of Patent: September 3, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Atul Garg, Siaw-Kang Lai
-
Publication number: 20130227331Abstract: A circuit arrangement for a data processing system is configured to process data in a plurality of modules. The circuit arrangement is configured such that each module is provided with at least one clock pulse, a time base and a base of at least one additional physical variable. The circuit arrangement also comprises a central routing unit to which the plurality of modules are coupled and via which the plurality of modules can periodically exchange data amongst themselves, based on the time base and/or the base of other physical variables. Each module is configured independently and parallel to other modules of the plurality of modules in order to process data. The circuit arrangement is employed in a corresponding method.Type: ApplicationFiled: March 16, 2011Publication date: August 29, 2013Applicant: Robert Bosch GmbHInventors: Eberhard Boehl, Ruben Bartholomae, Stephen Schmitt, Thomas Wagner, Andreas Hempel, Axel Aue, Dieter Thoss, Thomas Lindenkreuz, Achim Schaefer, Juergen Hanisch, Uwe Scheurer, Andreas Merker, Bernd Becker
-
Patent number: 8522067Abstract: A variable latency interface and method for managing variable latency. An apparatus includes a storage device controller and a read/write channel coupled to the storage device controller by a variable latency interface. The variable latency interface includes a media control component configured for read and write operations. The variable latency interface also includes a data transfer component configured for read and write operations. A read or write operation in the media control component is offset from a respective read or write operation in the data transfer component by a latency period.Type: GrantFiled: October 15, 2010Date of Patent: August 27, 2013Assignee: STMicroelectronics, Inc.Inventor: Cecilia Ozdemir
-
Publication number: 20130219209Abstract: An electronic device with an overclocking mode includes a processor, a memory storing a first range and a second range, and a digital controller which includes a first register, a second register, a monitor module, a determining module, a first writing module, an implementing module, and a second writing module. The monitor module monitors a value of current of the processor. The determining module determines whether the current is within the first range. The first writing module writes the current value in the first register. The implementing module reduces a value from the current value to acquire a new current value. The second writing module writes the new current value in the second register. The processor reads the new current value, detects whether the new current value is within the second range, and keeps itself in the overclocking mode when the new current value is within the second range.Type: ApplicationFiled: March 23, 2012Publication date: August 22, 2013Applicants: HON HAI PRECISION INDUSTRY CO., LTD., HONG FU JIN PRECISION INDUSTRY (ShenZhen) CO., LTD.Inventors: YUAN-XI CHEN, YING-BIN FU
-
Publication number: 20130219210Abstract: Methods and systems are described for enabling display system data transmission during use. An integrated circuit package includes input interface circuitry configured to receive an audio-video data stream having a video signal and timing information and timing extraction circuitry that can identify blanking patterns for the video signal. The package includes input processing circuitry for receiving audio-video signal and converting the audio-video data stream input into a low voltage differential signal (LVDS). The package includes a timing controller having timing extraction circuitry, a set of symbol buffers, a scheduler, and timing control circuitry. All configured to implement LVDS data transfer and in some implementation enable point to point data transfer from data buffers to associated column drivers.Type: ApplicationFiled: March 26, 2013Publication date: August 22, 2013Applicant: STMicroelectronics, Inc.Inventor: STMicroelectronics, Inc.
-
Patent number: 8514654Abstract: A storage apparatus including a nonvolatile storage section and a control section controlling the nonvolatile storage section, wherein the control section has a detection circuit detecting floating state in at least one of power supply terminal connected to host side power supply terminal to which a power supply voltage is supplied from the host device, and ground terminal connected to host side ground terminal to which a ground voltage is supplied from the host device and a mask process section performing a mask process of the system clock that is used to control the nonvolatile storage section, wherein the mask process section masks the system clock if the floating state is detected by the detection circuit.Type: GrantFiled: September 3, 2010Date of Patent: August 20, 2013Assignee: Seiko Epson CorporationInventors: Shinichi Yamada, Yasuhiko Kosugi, Noboru Asauchi, Yoshihiro Nakamura
-
Patent number: 8516293Abstract: One embodiment is a clocking system for a computing environment. The system comprises a first set of processes executing in a first computing environment; a first local clock mechanism associated with the first set of processes; and a first communications channel for connecting the first local clock mechanism with the first set of processes. The first local clock mechanism stores clock rates of the first set of processes, wherein each clock rate is specified by function and source and destination combination, the first local clock mechanism further coordinating the clock speeds of the first set of processes as necessary.Type: GrantFiled: November 5, 2009Date of Patent: August 20, 2013Assignee: Novell, Inc.Inventors: Stephen R. Carter, Carolyn Bennion McClain, Lloyd Leon Burch
-
Patent number: 8516292Abstract: An apparatus and method is disclosed to compensate for skew and asymmetry of a locally processed system clock used to synchronize an output signal, e.g., a data signal or a timing signal, from a logic circuit, for example a memory device. A first phase detector, array of delay lock loop (DLL) delay elements and accompanying circuitry are disclosed to phase-lock the rising edge of the output signal with the rising edge of the system clock XCLK signal. Additionally, a comparator circuit, a register delay, an array of DLL delay elements and accompanying circuitry are disclosed to add or subtract delay from the falling edge of the DQ signal in order to produce a symmetrical output of the DQ signal.Type: GrantFiled: January 21, 2011Date of Patent: August 20, 2013Assignee: Round Rock Research, LLCInventors: Wen Li, Aaron Schoenfeld, R. Jacob Baker
-
Patent number: 8510580Abstract: In one embodiment, the present invention includes a method for sending a first link handshake signal between a first subsystem and a power management unit (PMU) of a system on a chip (SoC) to request entry into a power saving state for the first subsystem, sending a second link handshake signal between the first subsystem and the PMU to acknowledge the request, and placing the first subsystem into the power saving state without further signaling between the PMU and the first subsystem. Other embodiments are described and claimed.Type: GrantFiled: September 12, 2012Date of Patent: August 13, 2013Assignee: Intel CorporationInventors: Woojong Han, Madhu Athreya, Ken Shoemaker, Arvind Mandhani, Mahesh Wagh, Ticky Thakkar
-
Patent number: 8504868Abstract: A computer system includes a processor, a submodule connected to the processor, an external access monitor configured to monitor a data transfer between the processor and the submodule, and a synchronization/desynchronization controller configured to synchronize or desynchronize the clock of the processor with respect to the clock of the submodule, depending on the result of the monitoring. Specifically, the processor clock is synchronized to the submodule clock when the frequency of access to the submodule by the processor is high, and the processor clock is desynchronized with respect to the submodule clock when the access frequency is low.Type: GrantFiled: March 16, 2011Date of Patent: August 6, 2013Assignee: Panasonic CorporationInventor: Yutaka Bohno
-
Patent number: 8503239Abstract: A block control device for a semiconductor memory and a method for controlling the same are disclosed, which relate to a technology for controlling a block operation state of a Low Power Double-Data-Rate 2 (LPDDR2) non-volatile memory device. A block control device for use in a semiconductor memory includes a block address comparator configured to compare a first block address with a last block address, and output a same pulse or unequal pulse according to the comparison result, a block address driver configured to output a lock state control signal for driving a block address in response to the same pulse, a block address counter configured to count block addresses from the first block address to the last block address in response to the unequal pulse, and generate a block data activation pulse, and a block address register configured to store a lock state of a corresponding block in response to the lock state control signal and the block data activation pulse.Type: GrantFiled: December 28, 2010Date of Patent: August 6, 2013Assignee: Hynix Semiconductor Inc.Inventors: Jung Mi Tak, Ji Hyae Bae
-
Patent number: 8504864Abstract: A method is provided for synchronizing time in an unsynchronized vehicle controller area network system. A master control unit receives a global time from a time synchronization source. The master control unit estimates a respective time delay in transmitting messages by electronic control units on each controller area network bus. The time delay is a difference between a time when a message is generated by a respective electronic control unit for transmission on a respective controller area network bus and a time when the message is transmitted on the respective controller area network bus. The global time is adjusted for each respective controller area network bus based on the estimated time delays associated with each respective controller area network bus. Global time messages from the master control unit are transmitted to each electronic control unit that include the adjusted global times for an associated controller area network bus.Type: GrantFiled: December 1, 2010Date of Patent: August 6, 2013Assignee: GM Global Technology Operations LLCInventors: Sandeep Menon, Chaminda Basnayake
-
Patent number: 8504862Abstract: A method and device for preventing a defect in a CDR circuit from hindering synchronization between connection nodes and for preventing connection failures. The CDR circuit generates a synchronization clock from received data. A connection failure processor performs a connection failure process if synchronization based on the synchronization clock between connection nodes is not established when a first predetermined time from when the reception of the received data is started elapses. A correction processor corrects operation of the CDR circuit if synchronization based on the synchronization clock between connection nodes is not established when a second predetermined time, which is shorter than the first predetermined time, from when the reception of the received data is started elapses.Type: GrantFiled: July 31, 2008Date of Patent: August 6, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Masato Tomita
-
Publication number: 20130198555Abstract: A data connector includes two different sets of wires that transport data between components of a computer system. A first set of wires transports data from a first component to a second component. A second set of wires transports data from the second component to the first component. The first set of wires is interlaced with the second set of wires so that each wire in the data connector transports data in the opposite direction of one or more neighboring wires.Type: ApplicationFiled: January 27, 2012Publication date: August 1, 2013Inventors: John W. POULTON, Robert Palmer, Thomas Hastings Greer, III
-
Patent number: 8499186Abstract: A clock generator is provided. The clock generator includes a crystal oscillator, an inverter coupled to the crystal oscillator in parallel, a first circuit and a second circuit. The crystal oscillator has a first terminal and a second terminal. The inverter generates a first signal and a second signal at the first and second terminals of the crystal oscillator, respectively. The first circuit coupled to the first terminal of the crystal oscillator generates a first clock signal with a constant frequency according to the first signal. The second circuit coupled to the second terminal of the crystal oscillator generates a second clock signal with a variable frequency according to the second signal.Type: GrantFiled: May 10, 2010Date of Patent: July 30, 2013Assignee: Via Technologies, Inc.Inventors: Wen-Yu Tseng, Hsiao-Chyi Lin
-
Patent number: 8499180Abstract: An IC Card may include electronic components to receive a power supply and a main clock signal by a reader device. The power supply may be provided to a subset of the electronic components during a main clock stop status wherein the main clock signal is suspended for avoiding a maximum power consumption threshold. The IC Card may also include a low precision clock included in the subset of electronic components for measuring time in the main clock stop status.Type: GrantFiled: May 16, 2008Date of Patent: July 30, 2013Assignee: STMicroelectronics International N.V.Inventors: Francesco Varone, Pasquale Vastano, Amedeo Veneroso
-
Patent number: 8499188Abstract: An embodiment of a processing device includes a function unit and a control unit. The function unit receives input data and performs a specific operation to the input data to generate result data. The control unit receives the result data and generates an output signal. The control unit latches the result data according to a first clock signal to generate first data and latches the result data according to a second clock signal to generate second data. The control unit compares the first data with the second data to generate a control signal and selects the first data or the second data to serve as data of the output signal according to the control signal. The second clock signal is delayed from the first clock signal by a predefined time period.Type: GrantFiled: September 24, 2010Date of Patent: July 30, 2013Assignee: Industrial Technology Research InstituteInventors: Chou-Kun Lin, Tay-Jyi Lin, Pi-Cheng Hsiao, Yuan-Hua Chu
-
Patent number: 8495397Abstract: The present invention relates to a computer system capable of adjusting the operating frequency dynamically and comprises at least a processor voltage-adjusting unit, a clock-generating circuit, at least a load-detecting unit, and a control unit. The processor voltage-adjusting unit and the clock-generating circuit produce a processor operating voltage and a clock signal, respectively, and transmit them to the processor. The load-detecting unit detects the processor for producing a detecting signal related to the load of the processor. The control unit produces a clock-adjusting signal and a processor voltage-adjusting signal according to the detecting signal and controls the processor voltage-adjusting unit and the clock-generating circuit, respectively. Thereby, the control unit can adjust the operating voltage of the processor as well as the frequency of the clock signal and hence adjusting the operating frequency of the processor.Type: GrantFiled: July 5, 2011Date of Patent: July 23, 2013Assignee: Elitegroup Computer Systems Co., Ltd.Inventors: Ching-Hsiang Yu, Tai-Tsung Chang
-
Publication number: 20130179721Abstract: The present invention extends to methods, systems, and computer program products for using pulses to control work ingress. Generally, embodiments of the invention use a variable-speed clock for accepting work for lower-priority services. A clock rate is controlled by a load monitor. The load monitor periodically collects sensor measurements of resources available after allocations by higher-priority services. Based on the sensor measurements, the load monitor adjusts the clock speed up or down (i.e., depending on the amount of resources available after allocations by higher-priority services). At the boundary of the lower-priority service (e.g., where work enters the system), work requests are enqueued to be associated with a future pulse of the clock. Work is accepted or rejected based on a determination of whether the work request can be allocated a clock pulse within a defined period of time.Type: ApplicationFiled: March 1, 2013Publication date: July 11, 2013Applicant: MICROSOFT CORPORATIONInventor: Microsoft Corporation
-
Patent number: 8484501Abstract: The delay locked loop (“DLL”) delay interval can be locked to stop the DLL from wasting power in unnecessarily switching to synchronize the device with the DLL is associated to the system clock. This is achieved by adding logic sensing when a DRAM device will not imminently be called upon to output data and when the device has stabilized. Waiting for the DLL delay interval to stabilize before locking the delay interval still allows the DLL to immediately and effectively resume operations when the DLL is needed to synchronize the output of the DRAM device with the system clock. The DLL delay interval can be locked, together with the DLL clock, after the DRAM device is deselected by the chip select control line, after a number of no operation commands have been received, and/or after any command issued to the DRAM device has been completed.Type: GrantFiled: October 1, 2010Date of Patent: July 9, 2013Assignee: Round Rock Research, LLCInventor: Adrian J. Drexler
-
Patent number: 8484389Abstract: An audio-video (AV) playback chain and rendering peripheral device 300 for generating two or more interrupts 306, 308 with a programmable delay 304 between them. Such are configured to prevent two processors 310, 314 from racing to access the same system resources in their respective interrupt service routines.Type: GrantFiled: December 21, 2006Date of Patent: July 9, 2013Assignee: Entropic Communications, Inc.Inventor: Puranjoy Bhattacharya
-
Publication number: 20130173951Abstract: A method of communicating in an electronic system or apparatus is disclosed. The method includes using a processor to communicate with a peripheral. The method further includes using the peripheral to request a clock signal. The method also includes selectively control communication of the clock signal to the peripheral in response to the request.Type: ApplicationFiled: December 30, 2011Publication date: July 4, 2013Inventor: Gabriel Vogel
-
Patent number: 8479030Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal.Type: GrantFiled: November 11, 2011Date of Patent: July 2, 2013Assignee: Altera CorporationInventor: Daniel J. Allen
-
Patent number: 8477896Abstract: A clock-data recovery doubler circuit for digitally encoded communications signals is provided. A window comparator includes two thresholds. A clock output is created by the window comparator and also used internally as feedback. Based on the clock output, the window comparator circuit collapses the thresholds while sampling input Bipolar return to zero data.Type: GrantFiled: January 5, 2011Date of Patent: July 2, 2013Assignee: International Business Machines CorporationInventors: Santoshkumar Jinagar, Animesh Khare, Ravi Lakshmipathy, Narendra K. Rane, Umesh Shukla, Pradeep K. Vanama
-
Patent number: 8473771Abstract: A clock source generates a first clock signal for clocking a first clocked module and a rate adapting module produces an operation dependent clock signal from the first clock signal for clocking a second clocked module that is rate dependent. The first clock signal has a rate such that frequency dependent noise components associated with the first clock signal are outside a given frequency range that causes adverse performance in the first clocked module.Type: GrantFiled: October 25, 2012Date of Patent: June 25, 2013Assignee: Broadcom CorporationInventor: Ahmadreza Rofougaran
-
Patent number: 8473766Abstract: A method and apparatus to monitor architecture events is disclosed. The architecture events are linked together via a push bus mechanism with each architectural event having a designated time slot. There is at least one branch of the push bus in each core. Each branch of the push bus may monitor one core with all the architectural events. All the data collected from the events by the push bus is then sent to a power control unit.Type: GrantFiled: September 10, 2012Date of Patent: June 25, 2013Assignee: Intel CorporationInventors: Yen-Cheng Liu, P. Keong Or, Krishnakanth Sistla, Ganapati Srinivasa
-
Patent number: 8468286Abstract: A variable-frequency bus adapter, a variable-frequency bus adapting method and a variable-frequency bus adapting system are provided. The method includes: generating a bus blocking indication according to a dynamic frequency scaling (DFS) request signal sent by a bus side; blocking a current bus transfer according to the bus blocking indication; and feeding back a DFS response signal to the bus side after blocking the current bus transfer, where the DFS response signal is adapted to enable the bus side to perform a DFS operation. In the method, the bus transfer is temporarily blocked during the DFS, so that undesired influence on peripheral components caused by unstable bus block during the bus DFS is reduced without increasing the number of clock domains of the system or modifying the peripheral components, thus reducing the complexity of the implementation of the system, and improving the applicability of dynamic voltage frequency scaling (DVFS).Type: GrantFiled: January 14, 2011Date of Patent: June 18, 2013Assignee: Huawei Technologies Co., Ltd.Inventors: Cong Yao, Qiwei Liu, Yu Liu, Xiang Li, Liqian Chen, Shiming He, Jiayin Lu
-
Patent number: 8464042Abstract: A performance adjustment apparatus connected to an information processing apparatus includes a performance adjustment unit that controls operation processing performance of an operation processing apparatus of the information processing apparatus based on a specified performance adjustment value, a performance type list information management unit that manages performance type list information comprising a plurality of pairs of a performance type and a performance adjustment value, a performance type specification unit that specifies a performance type in the performance type list information managed by the performance type list information management unit and changes the performance type, a performance adjustment value setting unit that obtains a performance adjustment value corresponding to the performance type specified by the performance type specification unit from the performance type list information management unit, and sets the obtained performance adjustment value in the performance adjustment unit.Type: GrantFiled: December 16, 2010Date of Patent: June 11, 2013Assignee: Fujitsu LimitedInventors: Hiroshi Noda, Toshio Matsumoto
-
Patent number: 8458507Abstract: A clock divider circuitry and method for use in a dynamic random access memory device. The method may include receiving a clock input signal having a first frequency from a clock input receiver at clock divider circuitry, the clock divider circuitry including a flip-flop configured to generate an output signal, based at least in part, on an inverted output signal and the clock input signal. The output signal may have a second frequency that is a fraction of the first frequency. The method may further include receiving the clock input signal and the output signal at a multiplexer and generating a multiplexed output. The method may additionally include receiving the multiplexed output at a first bus configured to receive the multiplexed output and to reduce an operational frequency of the first bus in response to an increase in an operational frequency of a second bus associated with the memory device.Type: GrantFiled: June 27, 2008Date of Patent: June 4, 2013Assignee: Intel CorporationInventors: Joe Salmon, Kuljit Bains
-
Patent number: 8452908Abstract: A device applies synchronous clocking across a first component and a second component of the device, and designates a particular serial link, from a group of serial links, as a master serial link. The device also designates the remaining serial links as slave serial links, provides, via the master serial link, an encoded data stream, and provides, via the slave serial links, un-encoded and scrambled data streams.Type: GrantFiled: December 29, 2009Date of Patent: May 28, 2013Assignee: Juniper Networks, Inc.Inventors: David P. Chengson, Chang-Hong Wu
-
Patent number: 8453006Abstract: A decoding circuit for decoding a command is provided. The received command is transmitted during at least two clock periods of a clock signal, and the received command is divided to a former encoded data and a latter encoded data. The decoding circuit includes a pre-trigger signal generating unit, a comparing unit, and a starting signal generating unit. The pre-trigger signal generating unit receives the former encoded data and generates a pre-trigger signal when the former encoded data of the received command matches the corresponding former encoded data of a predetermined command. The comparing unit generates a match signal when the latter encoded data of the received command is the same with the latter encoded data of the predetermined command. The starting signal generating unit outputs a starting signal according to the pre-trigger signal and the match signal. The starting signal starts a corresponding operation of the predetermined command.Type: GrantFiled: June 22, 2010Date of Patent: May 28, 2013Assignee: Macronix International Co., Ltd.Inventor: Yung-Feng Lin
-
Patent number: 8448011Abstract: A data processing system and an adjusting method thereof are disclosed. The data processing system includes a processor, a clock generator, a monitoring module and a determining module. When a target program is processed, the monitoring module monitors a first loading level of the processor, and transmits the first loading level to the determining module for recording. Furthermore, when a present program is processed, the monitoring module monitors a second loading level of the processor, and transmits the second loading level to the determining module. The determining module determines whether the second loading level matches with the first loading level within a preset period, and if it matches, the determining module generates and transmits a control signal to the clock generator, thereby making the clock generator generates a first clock signal to the processor, so as to increase the operating frequency of the processor.Type: GrantFiled: July 27, 2010Date of Patent: May 21, 2013Assignee: ASUSTeK Computer Inc.Inventors: Bing Min Lin, Chih Shien Lin, Chih Yung Peng
-
Patent number: 8448008Abstract: On-chip high speed clock control techniques for testing circuits with multiple clock systems are disclosed. The techniques allow certain (e.g. compatible) high speed clocks to be activated with predefined waveforms during a capture period of a logic test, based on a clock control signal. The clock control signal may be supplied via a JTAG control port or via a scan chain load port. The clock control signal may also be generated by a BIST controller. The techniques may ensure glitch-free transitions from slow speed clocks during a shift period to fast speed clocks during a capture period.Type: GrantFiled: March 29, 2010Date of Patent: May 21, 2013Assignee: Mentor Graphics CorporationInventors: Friedrich Hapke, Michael Wittke, Sascha Ochsenknecht, Thomas H. Rinderknecht
-
Patent number: 8448010Abstract: The amount of data that may be transferred between a processing unit and a memory may be increased by transferring information during both the high and low phases of a clock. As one example, in a graphics processor using a general purpose register file as a memory and a mathematical box as a processing unit, the amount of data that can be transferred can be increased by transferring data during both the high and low phases of a clock.Type: GrantFiled: September 30, 2009Date of Patent: May 21, 2013Assignee: Intel CorporationInventors: Satish K. Damaraju, Subramaniam Maiyuran, Anupama Ambardar, Arindrajit Ghosh
-
Patent number: 8443224Abstract: A circuit and method for synchronizing signals between asynchronous clock domains within digital electronic circuits decouples asynchronous clocks. The timing of the slower clock is used to prevent read and write to counters so that write signals from the fast clock domain can be directly used in the slower clock domain when the counters are not toggling. This feature removes the need for sampling and holding the data on the fast clock, which would require consume additional power and require additional circuit area.Type: GrantFiled: October 27, 2010Date of Patent: May 14, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Prashant Bhargava, Mohit Arora
-
Patent number: 8443225Abstract: Embodiments described herein include a method and system for synchronizing clocks between coupled integrated circuits (ICs) in a computer system. According to an embodiment, a dedicated timing pin is provided on a first IC. The first IC configures a second IC to change a pin assignment, so that the second IC interprets a signal sent on the timing pin by the first IC and received on the reassigned pin as a request to transmit a return signal. The return signal is received on the timing pin. The return signal is used to determine whether timing should be adjusted by the first IC. In an embodiment a clock and data recover (CDR) circuit compares the signal sent to the signal received in order to make the determination. In an embodiment the first IC is a processor-based device, and the second IC is a memory device controlled by the first device.Type: GrantFiled: August 13, 2012Date of Patent: May 14, 2013Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Aaron Nygren, Ming-Ju Edward Lee, Shadi Barakat, Xiaoling Xu, Toan Duc Pham, Warren Fritz Kruger, Michael Litt
-
Publication number: 20130111253Abstract: Integrated circuits having single-port memory elements may be provided. The single-port memory elements may be controlled using a control circuit to emulate multiport functionality. In one suitable embodiment, the control circuit may be an arbitration circuit configured to execute a memory request as soon as it is received by the arbitration circuit. Requests received while a current memory access is being performed may be put on hold until the current memory access has been completed. In another suitable embodiment, the control circuit may be a sequencing circuit configured to service memory access requests from a synchronous port and an asynchronous port. Memory access requests received at the synchronous port may be serviced immediately, whereas memory access requests received at the asynchronous port may be synchronized to an internal memory clock signal and may be serviced after a preceding memory access request associated with the synchronous port has been serviced.Type: ApplicationFiled: October 28, 2011Publication date: May 2, 2013Inventor: David Lewis
-
Patent number: 8433944Abstract: In a particular embodiment, a single step increment calculation module is responsive to a first ramp control value and a second ramp control value. The single step increment calculation module generates a single step frequency adjustment as an output. The generated single step frequency adjustment is applied to a system clock signal having a first frequency to change the system clock signal to a second clock signal having a second frequency. The first frequency is different from the second frequency and the system clock signal has a first duty cycle that is within a tolerance range of a second duty cycle of the second clock signal.Type: GrantFiled: April 12, 2010Date of Patent: April 30, 2013Assignee: QUALCOMM IncorporatedInventors: Srinjoy Das, Haikun Zhu, Kevin R. Bowles, Matthew L. Severson
-
Publication number: 20130103971Abstract: The present invention relates to a computer system and a clock configuring method. The computer system comprises at least two nodes, wherein each of the at least two nodes includes a selecting module and a CPU, inputs to the selecting module of any node comprise a clock of the node and a clock output from other node, and an output terminal of the selecting module is connected to the CPU and an input terminal of the selecting module of other node; the computer system further comprises a clock controlling module, whose output terminal is connected to a control terminal of the selecting module to control the clocks of the at least two nodes to be the same clock. When clocks of plural nodes are abnormal, the computer system can still normally operate as long as there is a normal clock in the computer system.Type: ApplicationFiled: December 17, 2012Publication date: April 25, 2013Applicant: HUAWEI TECHNOLOGIES CO., LTD.Inventor: HUAWEI TECHNOLOGIES CO., LTD.
-
Patent number: 8429367Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for clock enable (CKE) coordination. In some embodiments, a memory controller includes logic to predict whether a scheduled request will be issued to a rank. The memory controller may also include logic to predict whether a scheduled request will not be issued to the rank. In some embodiments, the clock enable (CKE) is asserted or de-asserted to a rank based, at least in part, on the predictions. Other embodiments are described and claimed.Type: GrantFiled: December 28, 2007Date of Patent: April 23, 2013Assignee: Intel CorporationInventors: James W. Alexander, Son H. Lam, Devadatta V. Bodas, Krishna Kant, Kai Cheng, Ian M. Steiner, Gopikrishna Jandhyala
-
Patent number: 8429440Abstract: Methods and systems are described for enabling display system data transmission during use. An integrated circuit package includes input interface circuitry configured to receive an audio-video data stream having a video signal and timing information and timing extraction circuitry that can identify blanking patterns for the video signal. The package includes input processing circuitry for receiving audio-video signal and converting the audio-video data stream input into a low voltage differential signal (LVDS). The package includes a timing controller having timing extraction circuitry, a set of symbol buffers, a scheduler, and timing control circuitry. All configured to implement LVDS data transfer and in some implementation enable point to point data transfer from data buffers to associated column drivers.Type: GrantFiled: April 14, 2010Date of Patent: April 23, 2013Assignee: STMicroelectronics, Inc.Inventor: Osamu Kobayashi
-
Patent number: 8429441Abstract: A method, computer program product and system for controlling the maximum turbo mode of a processor in a turbo boost state. The method comprises limiting a maximum turbo mode available to the processor by over-reporting the amount of current drawn by the processor to the current monitoring feedback line to the processor, wherein the processor uses the over-reported current to maintain operation of the processor within performance specifications of the processor. An automatic calibration routine may be used to determine nominal amounts of current over-reporting that may be used to prevent the processor performance from exceeding the maximum turbo mode. In one embodiment, a digital potentiometer is included in the voltage regulator circuit to over-report the current as instructed.Type: GrantFiled: April 19, 2010Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Brian A. Baker, Justin P. Bandholz, William H. Cox, Jr., Sumeet Kochar, Ivan R. Zapata
-
Patent number: 8429442Abstract: Various embodiments utilize different counters or clocks, working in concert, to smooth out position information that is derived for a rendering/capturing device. Specifically, in at least some embodiments, each counter or clock has a different speed. A faster counter or clock is used to determine intra-transition position offsets relative to a slower counter or clock.Type: GrantFiled: September 8, 2010Date of Patent: April 23, 2013Assignee: Microsoft CorporationInventors: Daniel D. J. Sisolak, Kenneth H. Cooper