Patents Represented by Attorney, Agent or Law Firm Stanton C. Braden
-
Patent number: 6016281Abstract: In a memory array, decoding circuitry for selectively applying a turn-off voltage to selected word lines of the memory array for turning off conduction in the main conduction paths of the transistors whose gate electrodes are connected to the selected word lines and for selectively applying an increased turn-off voltage to selected word lines. The application of different values of turn-off voltage may be used to test the susceptibility of the memory array to gate induced drain leakage (GIDL) and to determine an optimum range of turn-off voltages to be applied to the word lines for operation with reduced leakage.Type: GrantFiled: December 17, 1997Date of Patent: January 18, 2000Assignee: Siemens AktiengesellschaftInventor: Martin Brox
-
Patent number: 6016008Abstract: An improved integrated circuit interconnection for interconnecting at least two conductive regions within an integrated circuit, and method for producing the same. The interconnection includes a tungsten layer and a barrier layer to provide a low contact resistance within the interconnection and between the conductive regions and the interconnection. The interconnection also includes an aluminum layer for providing a low sheet resistance in the current path between the two conductive regions. Thus the invention combines the advantages of an all tungsten interconnection with those of a tungsten capsuled aluminum interconnection.Type: GrantFiled: February 17, 1998Date of Patent: January 18, 2000Assignee: Siemens AktiengesellschaftInventor: Klaus Feldner
-
Patent number: 6015988Abstract: A method for forming a microstructure includes photolithographically forming a vertically extending post on a portion of a surface of a substrate to provide a first structure. A flowable, sacrificial material is deposited over a surface of the first structure. The flowable, sacrificial materially flows off the top surface and sidewall portions of the post onto adjacent portions of the surface of the substrate to provide a second structure. A non-sacrificial material is deposited over a surface of the second structure. The non-sacrificial material is deposited to conform to the surface of the second structure. The non-sacrificial is deposited over the sacrificial material, over the sidewall portions and over the top surface of the post. The deposited sacrificial material is selectively removed while the non-sacrificial material remains to form a third structure with a horizontal member provided by the non-sacrificial material.Type: GrantFiled: November 20, 1998Date of Patent: January 18, 2000Assignee: Siemens AktiengesellschaftInventors: Dirk Tobben, Peter Weigand
-
Patent number: 6013937Abstract: A pad layer disposed on a semiconductor substrate 102 and a buffer layer 108 disposed within the pad layer such that the pad layer is divided into a dielectric layer 106 below the buffer layer and a mask layer 110 above the buffer layer. A method of forming layers with uniform planarity and thickness on a semiconductor chip includes the steps of providing a substrate having a thermal pad 106 formed thereon, forming a dielectric layer 106 on the thermal pad, forming a buffer layer 108 on the dielectric layer wherein the buffer layer is made from a different material than the dielectric layer and forming a mask layer 110 on the buffer layer wherein the buffer layer is made from a different material than the mask layer.Type: GrantFiled: September 26, 1997Date of Patent: January 11, 2000Assignees: Siemens Aktiengesellshaft, International Business Machines CorporationInventors: Jochen Beintner, Ulrike Gruening, Carl Radens
-
Patent number: 6008523Abstract: A semiconductor device includes an array of electrical fuses having a structure which permits tight fuse pitches while enabling electrical fusing at voltages of about 10 volts or less. The fuses are useful to replace defective components of the device and/or to permit custom wiring. The semiconductor device includes a substrate with a tight pitch array of fuses including a plurality of fuse links of selective cross sectional area in closely adjacent arrangement, each connected at one end to an individual connector terminal of larger cross sectional area than that of the fuse link, and at another end to a common connector terminal of larger cross sectional area than that of the individual connector terminals. The common connector terminal is typically held at a less positive potential than one of the individual connector terminals during the time a fuse link thereat is to be opened such that electron flow is in a direction from the common connector terminal to the fuse link.Type: GrantFiled: August 26, 1998Date of Patent: December 28, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Chandrasekhar Narayan, Axel Brintzinger, Gabriel Daniel, Fred Einspruch
-
Patent number: 6008104Abstract: An improved trench capacitor is achieved by providing a node dielectric that lines the collar and sidewalls of the bottom of the trench. Further, the trench capacitor includes a lower portion having a diameter that is substantially the about same or greater than that of the upper portion.Type: GrantFiled: April 6, 1998Date of Patent: December 28, 1999Assignee: Siemens AktiengesellschaftInventor: Martin Schrems
-
Patent number: 6008103Abstract: A method for forming a trench capacitor in a substrate, including a buried plate of the trench capacitor, is disclosed. The method includes forming a trench within the substrate. The trench has a trench interior surface. The method further includes forming an oxide collar within the trench. The oxide collar covers a first portion of the trench interior surface, leaving a second portion of the trench interior surface uncovered with the oxide collar. There is also included doping the second portion of the trench interior surface with a first dopant using a plasma-enhanced doping process. The plasma-enhanced doping process being configured to cause the first dopant to diffuse into the second portion substantially without depositing an additional layer on the trench interior surface. Additionally, there is included driving the first dopant into the substrate using a high temperature process to form the buried plate.Type: GrantFiled: February 27, 1998Date of Patent: December 28, 1999Assignee: Siemens AktiengesellschaftInventor: Joachim Hoepfner
-
Patent number: 6004844Abstract: A DRAM unit cell is disclosed which comprises a trench capacitor having a signal electrode, a bit line, a planar active word line overlapping the trench capacitor and a planar FET having a main conducting path coupled between the signal electrode of the trench capacitor and the bit line and a gate electrode formed by the active word line.Type: GrantFiled: July 15, 1996Date of Patent: December 21, 1999Assignee: Siemens AktiengesellschaftInventors: Johann Alsmeier, Martin Gall
-
Patent number: 6001684Abstract: A method for forming a capacitor in a semiconductor body is provided. The method includes the step of forming a trench in a portion of a surface of the semiconductor body. The trench having sidewalls and a bottom. A doped film is deposited over the surface of the semiconductor body. Portions of the doped film are deposited over the sidewalls and bottom of the trench. The semiconductor body is heated and the doped film to produce a liquid phase interface region therebetween while diffusing dopant in the doped film into a region of the semiconductor body. The interface region is cooled to return such interface region to a solid phase. The doped film and the interface region are removed from the semiconductor body while leaving the doped region in the semiconductor body. A dielectric film is deposited over the doped region of the semiconductor body.Type: GrantFiled: June 4, 1997Date of Patent: December 14, 1999Assignee: Siemens AktiengesellschaftInventor: Hua Shen
-
Patent number: 6001740Abstract: A substantially planar surface is produced from a non-conformal device layer formed over a complex topography, which includes narrow features with narrow gaps and wide features and wide gaps. A conformal layer is deposited over the non-conformal layer. The surface is then polished to expose the non-conformal layer over the wide features. An etch selective to the non-conformal layer is then used to substantially remove the non-conformal layer over the wide features. The conformal layer is then removed, exposing the non-conformal layer. The thickness of the non-conformal layer is now more uniform as compared to before. This enables the polish to produce a planar surface with reduced dishing in the wide spaces.Type: GrantFiled: November 6, 1998Date of Patent: December 14, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Kathryn H. Varian, Dirk Tobben, Matthew Sendelbach
-
Patent number: 5998253Abstract: A method for controlling dopant outdiffusion within an integrated circuit is disclosed. The method includes providing a substrate, forming a trench in the substrate, and forming a first doped layer in the trench. The first doped layer has a first dopant concentration. The method further includes forming a dopant diffusion control structure above the first doped layer. The dopant diffusion control structure includes silicon nitride (Si.sub.x N.sub.y) disposed in grain boundaries of the first doped layer. The method also includes forming a second layer above the dopant diffusion control structure. The second layer has a second dopant concentration lower than the first dopant concentration. Forming the dopant diffusion control structure includes, in one example, forming a first oxide layer over the first doped silicon layer, nitridizing the first oxide layer, thereby forming an oxynitride (SiO.sub.x N.sub.Type: GrantFiled: December 19, 1997Date of Patent: December 7, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Stephen K. Loh, Christine Dehm, Christopher C. Parks
-
Patent number: 5992046Abstract: Apparatus and method are provided for obtaining improved measurement and control of the temperature of a semiconductor wafer (W) during processing. The apparatus includes a chuck for holding a wafer during processing, a coolant gas supply (16), and a temperature sensing arrangement for measuring and controlling the temperature of the wafer during processing. A top face of the chuck (22) over which the wafer is positioned, is configured with a plurality of holes (34) into which the coolant gas, such as helium, is admitted at controlled rate and pressure. The coolant gas passes through a narrow space (36) between the top face of the chuck and the underside of the wafer and is evacuated via an exhaust line (30) after being heated to (or nearly to) the temperature of the wafer. Temperature of the now-heated coolant gas is continuously measured by a temperature sensor arrangement which generates a signal controlling the pressure and flow of coolant gas to the wafer.Type: GrantFiled: February 17, 1999Date of Patent: November 30, 1999Assignees: Siemens Aktiengesellschaft, Kabushiki Kaisha ToshibaInventors: Peter Weigand, Naohiro Shoda
-
Patent number: 5979244Abstract: Methods and apparatus for evaluating internal film stress on a sample at high lateral resolutions are provided. The sample comprises at least one material and has a planar or smooth surface. To determine internal stress, a calibration curve correlating a set of first ellipsometric parameter amplitudes to a set of first stress values is generated. One first stress value is correlated to one first ellipsometric amplitude. Then, the sample for which stress is to be determined is rotated as a function of sample rotation angle a and is measured for a set of second ellipsometric parameter at a selected area of the sample to determine a second ellipsometric amplitude. The internal stress at the selected area of the sample is then determined from the calibration curve by using the second ellipsometric amplitude as an index to determine a corresponding stress value from the calibration curve.Type: GrantFiled: March 4, 1998Date of Patent: November 9, 1999Assignee: Siemens AktiengesellschaftInventor: Alexander Michaelis
-
Patent number: 5981332Abstract: A trench capacitor having a diffusion region adjacent to the collar to increase the gate threshold voltage of the parasitic MOSFET. This enables the use of a thinner collar while still achieving a leakage that is acceptable. In one embodiment, the diffusion region is self-aligned.Type: GrantFiled: September 30, 1997Date of Patent: November 9, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Jack A. Mandelman, Louis L. C. Hsu, Johann Alsmeier, William R. Tonti
-
Patent number: 5982673Abstract: A sensing system for sensing data from a data source and driving a pair of output lines in response thereto comprises: a primary sensing device operatively coupled to the data source for sensing and storing said data therein; and a secondary sensing device operatively coupled to the primary sensing device via a pair of input lines and also operatively coupled to the pair of output lines, the secondary sensing device being responsive to a differential voltage generated across the pair of input lines in accordance with said data stored by the primary sensing device and the secondary sensing device having a differential voltage threshold range associated therewith defined by a negative threshold and a positive threshold, whereby the secondary sensing device drives the pair of output lines to a first output condition when the differential voltage across the pair of input lines is within the differential voltage threshold range, to a second output condition when the differential voltage is at least equal to the neType: GrantFiled: September 30, 1997Date of Patent: November 9, 1999Assignee: Siemens AktiengesellschaftInventor: Oliver Kiehl
-
Patent number: 5980770Abstract: A method for removal of post reactive ion etch sidewall polymer rails on a Al/Cu metal line of a semiconductor or microelectronic composite structure comprising:1) supplying a mixture of an etching gas and an acid neutralizing gas into a vacuum chamber in which said composite structure is supported to form a water soluble material of sidewall polymer rails left behind on the Al/Cu metal line from the RIE process; removing the water soluble material with deionized water; and removing photo-resist from said composite structure by either a water-only plasma process or a chemical down stream etching method; or2) forming a water-only plasma process to strip the photo-resist layer of a semiconductor or microelectronic composite structure previously subjected to a RIE process;supplying a mixture of an etching gas and an acid neutralizing gas into a vacuum chamber on which said structure is supported to form a water soluble material of saidwall polymer rails left behind on the Al/Cu metal line from the RIE process; aType: GrantFiled: April 16, 1998Date of Patent: November 9, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Ravikumar Ramachandran, Wesley Natzle, Martin Gutsche, Hiroyuki Akatsu, Chien Yu
-
Patent number: 5981302Abstract: A multi-layer test pad on a semiconductor wafer, which includes an underlying matrix of interconnected first pads, which are arranged in rows and columns. The multi-layer test pad includes an oxide layer disposed above the underlying matrix and in between the rows and columns. The multi-layer test pad further includes an overlying matrix of interconnected second pads disposed above the oxide layer. Each of the second pads completely overlaps at least nine of the first pads, including four oxide regions surrounding a center first pad of the nine of the first pads. The nine of the first pads are arranged as 3.times.3 block of the first pads.Type: GrantFiled: February 23, 1999Date of Patent: November 9, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Frank Alswede, William Davies, Ronald Hoyer, Ron Mendelson, Frank Prein
-
Patent number: 5976982Abstract: A method for preventing CMP-induced (chemical-mechanical polish) damage to a substrate disposed below a pad nitride layer of a mesa. The pad nitride layer is disposed below a conformally deposited dielectric layer. The dielectric layer is disposed below a conformally deposited polysilicon layer. The method includes planarizing the polysilicon layer down to at least a surface of the dielectric layer using the CMP to expose a first region of the dielectric layer. The method further includes etching partially through the first region of the dielectric layer using first etch parameters. The first etch parameters include an etchant source gas that is substantially selective to the pad nitride layer to prevent the pad nitride layer from being etched through even in the presence of a CMP defect. Additionally, there is also included removing the polysilicon layer after the etching partially through the first region of the dielectric layer.Type: GrantFiled: June 27, 1997Date of Patent: November 2, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Max G. Levy, Wolfgang Bergner, Bernhard Fiegl, George R. Goth, Paul Parries, Matthew J. Sendelbach, Tinghao T. Wang, William C. Wille, Juergen Wittmann
-
Patent number: 5977635Abstract: A method for forming a multi-level conductive structure on an integrated circuit. The method includes forming a first conductive layer 108 and forming a first dielectric layer 112 above the first conductive layer. The method further includes forming a second conductive layer 302 above the first dielectric layer. There is also included etching through the second conductive layer and at least partially into the first dielectric layer to form a trench 706 in the second conductive layer and the first dielectric layer, thereby removing at least a portion of the dielectric layer and forming a first conductive line 503 and a second conductive line 505 in the second conductive layer. Further, the method includes depositing a low capacitance material 908 into the trench. The low capacitance material represents a material having a dielectric constant lower than a dielectric constant of the first dielectric layer.Type: GrantFiled: September 29, 1997Date of Patent: November 2, 1999Assignee: Siemens AktiengesellschaftInventors: Dirk Tobben, Peter Weigand
-
Patent number: 5970009Abstract: Reduced current consumption in a DRAM during standby mode is achieved by switching off the power source that is connected to, for example, the n-well.Type: GrantFiled: December 30, 1997Date of Patent: October 19, 1999Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Heinz Hoenigschmid, Richard L. Kleinhenz, Jack A. Mandelman