Patents Assigned to Advanced Micro Devices
-
Patent number: 8574965Abstract: A method of manufacturing is provided that includes providing a semiconductor chip device that has a circuit board and a first semiconductor chip coupled thereto. A lid is placed on the circuit board. The lid includes an opening and an internal cavity. A liquid thermal interface material is placed in the internal cavity for thermal contact with the first semiconductor chip and the circuit board.Type: GrantFiled: October 22, 2010Date of Patent: November 5, 2013Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Gamal Refai-Ahmed, Michael Z. Su, Bryan Black
-
Patent number: 8576924Abstract: A video processing apparatus and methodology are implemented as a combination of a processor and a video decoding hardware block to decode video data by performing piecewise processing of overlap smoothing and in-loop deblocking in a macroblock-based fashion. With this approach, a smaller on-board memory may be used for the in-loop filtering operations of the video decoding hardware block. By pipelining the piecewise processing operations, latency in the filtering operations is hidden and the filtering output is smoothed, thereby avoiding the need for bursts of fetching and storing of blocks.Type: GrantFiled: January 25, 2005Date of Patent: November 5, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Bill Kwan, Erik Schlanger, Casey King, Raquel Rozas
-
Patent number: 8575972Abstract: A first plurality of clock signals including a first clock signal and a second clock signal is received, the first and second clock signal out of phase with each other. A second plurality of clock signals comprising a third clock signal and a fourth clock signal is received, the third and fourth clock signals out of phase with each other. A plurality of enable signals are received. A fifth clock signal is determined based on the first plurality of clock signals and the plurality of enable signals. A sixth clock signal is determined based on the second plurality of clock signals and the plurality of enable signals. A seventh clock signal is determined based on the fifth clock signal and the sixth clock signal.Type: GrantFiled: March 23, 2009Date of Patent: November 5, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Richard W. Reeves, Spencer M. Gold, Steven J. Kommrusch, Anwar P. Kashem
-
Publication number: 20130290965Abstract: The described embodiments include a processor that handles operations during transactions. In these embodiments, the processor comprises one or more cores. During operation, at least one core is configured to monitor the acquisition of time stamps during transactions. The at least one core is further configured to prevent the acquisition of time stamps that meet predetermined conditions.Type: ApplicationFiled: April 25, 2013Publication date: October 31, 2013Applicant: Advanced Micro Devices, Inc.Inventors: Martin T. Pohlack, Stephan Diestelhorst
-
Patent number: 8570067Abstract: An integrated circuit is capable of controlling a communication signal by using power ramp controlled communication buffer logic to generate an outgoing communication signal based on a detected voltage on a voltage source. The voltage source is necessary to supply power for power ramp controlled communication buffer logic. The voltage on the voltage source may be detected using power ramp sensor logic. The outgoing communication signal is based on a core logic output signal if the detected voltage is greater than or equal to a predetermined voltage level. If, the detected voltage is less than the predetermined voltage level, the outgoing communication signal is predetermined to be one of: a tristate outgoing communication signal, a logic one outgoing communication signal and a logic zero outgoing communication signal. Power ramp controlled communication buffer logic may also generate a core logic input signal based on an incoming communication signal in response to the detected voltage.Type: GrantFiled: May 15, 2007Date of Patent: October 29, 2013Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Oleg Drapkin, Grigori Temkine, Marcus Ng, Kevin Yikai Liang, Arvind Bomdica, Siji Menokki Kandiyil, Ming So, Samu Suryanarayana
-
Patent number: 8570881Abstract: A technique for characterizing a communications interface includes determining a voltage margin and a timing margin of the interface based on data sampled by a sampling device of a receiver of the interface. In at least one embodiment of the invention, a method for determining margin associated with a receiver circuit of an integrated circuit includes periodically sampling a signal over a time period by a receiver sampling circuit of the receiver circuit to generate a sampled version of the signal. The method includes incrementally varying a value of the parameter associated with the signal. The varying of the parameter is through a range of values of the parameter over the time period. The method includes determining a margin value of the receiver circuit associated with the parameter based, at least in part, on the sampled version of the signal.Type: GrantFiled: January 29, 2007Date of Patent: October 29, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Gerald R. Talbot, Paul C. Miranda, Emerson S. Fang, Rohit Kumar
-
Patent number: 8570783Abstract: Content-Addressable Memory (CAM) arrays and related circuitry for integrated circuits and CAM array comparison methods are provided such that relatively low power is used in the operation of the CAM circuitry. A binary value pair is stored in a pair of CAM memory elements. A comparison signal is provided to comparator circuitry that uniquely represents the stored binary values. A match signal is input to the comparator circuitry that uniquely represents a binary value pair to be compared with the stored binary value pair. In one example, a transistor is operated to output a positive match result signal only on a condition that the comparison signal provided to the comparator circuitry and match signal input to the comparator circuitry represent the same binary value pair. In that example, no transistor of the comparator circuitry is operated when the comparison signal provided to the comparator circuitry and match signal input to the comparator circuitry represent different binary value pairs.Type: GrantFiled: October 28, 2010Date of Patent: October 29, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Ganesh Venkataramanan, Kyle S. Viau, James Vinh
-
Patent number: 8570113Abstract: A method and circuitry for calibrating the gain of a VCO (voltage controlled oscillator) is disclosed. In one embodiment, a circuit includes a comparator configured to provide a first indication if the VCO gain is not within the specified gain range, and a second indication if the VCO is within the specified gain range. The circuit further includes a control unit configured to, upon occurrence of at least a first cycle of a clock signal, cause adjustment of the VCO gain responsive to receiving the first indication. For each one or more successive cycles of the clock signal, the control unit is configured to cause corresponding adjustments of the VCO gain until the comparator provides the second indication. The control unit is configured to discontinue adjustments to the VCO gain responsive to receiving the second indication.Type: GrantFiled: June 23, 2010Date of Patent: October 29, 2013Assignee: Advanced Micro Devices, Inc.Inventor: Dennis M. Fischette
-
Patent number: 8570090Abstract: Electronic component protection power supply clamp circuits comprising a plurality of p-type channel metal-oxide-semiconductor (PMOS) and n-type channel metal-oxide-semiconductor (NMOS) transistors are described. These clamp circuits use a feedback latching circuit to retain an electrostatic discharge (ESD)-triggered state and efficiently conduct ESD current that has been diverted into the power supply, in order to dissipate ESD energy. The feedback latching circuit also maintains a clamp transistor in its off state if the clamp circuit powers up untriggered, thus enhancing the clamp circuit's immunity to noise during normal operation. Passive resistance initialization of key nodes to an untriggered state, as well as passive resistance gate input loading of a large ESD clamping transistor, further enhances the clamp circuit's immunity to false triggering.Type: GrantFiled: February 22, 2013Date of Patent: October 29, 2013Assignee: Advanced Micro Devices, Inc.Inventors: William B. Gist, III, Warren Anderson
-
Patent number: 8566645Abstract: A processor or an integrated circuit chip including a debug state machine (DSM) that allows for programming complex triggering sequences for flexible and efficient debug visibility is disclosed. The DSM centralizes control of local debug functions such as trace start and stop, trace filtering, cross triggering between DSMs, clock stopping, triggering a system debug mode interrupt, flexible microcode interface, and the like. The DSM is configured to receive triggers from a processor core, other DSMs, a northbridge, other sockets, and the like and initiate a programmed action on a condition that a corresponding trigger or a sequence of triggers occurs.Type: GrantFiled: December 2, 2010Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Eric Rentschler, Steven J. Kommrusch, Scott P. Nixon
-
Patent number: 8564583Abstract: A circuit includes a complementary current mode logic driver circuit and a dual feedback current mode logic bias circuit. The complementary current mode logic driver circuit provides a first output voltage and a second output voltage. The dual feedback current mode logic bias circuit includes a first feedback circuit and a second feedback circuit. The first feedback circuit provides a first bias voltage for the complementary current mode logic driver circuit in response to the first output voltage. The second feedback circuit provides a second bias voltage in response to the second output voltage.Type: GrantFiled: December 17, 2009Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Kevin Yikai Liang, Xin Liu, Arvind Bomdica, Ming-Ju Edward Lee
-
Patent number: 8564030Abstract: A semiconductor device fabrication process includes forming insulating mandrels over one or more replacement metal gates on a semiconductor substrate. The mandrels include a first insulating material. Each mandrel has approximately the same width as its underlying gate with each mandrel being at least as wide as its underlying gate. Mandrel spacers are formed around each insulating mandrel. The mandrel spacers include the first insulating material. Each mandrel spacer has a profile that slopes from being wider at the bottom to narrower at the top. A second insulating layer of the second insulating material is formed over the transistor. Trenches to the sources and drains of the gates are formed by removing the second insulating material from portions of the transistor between the mandrels. Trench contacts to the sources and drains of the gates are formed by depositing conductive material in the first trenches.Type: GrantFiled: June 10, 2011Date of Patent: October 22, 2013Assignee: Advanced Micro DevicesInventor: Richard T. Schultz
-
Patent number: 8564347Abstract: Embodiments include implementing a phase detector for a delay-locked loop (DLL) circuit that is operable to detect substantially 270 degree and substantially 540 degree phase differences between two clock signals. In an embodiment, a DLL circuit comprises a delay line receiving a system clock signal and generating phase shifted clock signals, a phase detector receiving the system clock signal and phase shifted clock signal, and configured to generate corresponding up and down signals upon detection of a phase shift of substantially 270 degrees between the system clock signal and the phase shifted clock signal, a charge pump coupled to the phase detector, and configured to receive the up and down signals and generate a control signal responsive to thereto, and a regulator circuit to receive the control signal from the charge pump and generate a voltage control signal to the delay chain to control delay of the system clock signal.Type: GrantFiled: September 7, 2012Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Min Xu, Ming-Ju E. Lee
-
Patent number: 8564041Abstract: A memory device includes a number of memory cells and a dielectric layer formed over the memory cells. The memory device also includes contacts formed in the dielectric layer and spacers formed adjacent the side surfaces of the contacts. The spacers may inhibit leakage currents from the contacts.Type: GrantFiled: October 20, 2006Date of Patent: October 22, 2013Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Angela T. Hui, Wenmei Li, Minh Van Ngo, Amol Ramesh Joshi, Kuo-Tung Chang
-
Patent number: 8566628Abstract: A processor integrated circuit has one or more processor cores and a power management controller in a North-Bridge that generates a first power state recommendation for the one or more processor cores. The North-Bridge also receives a second power state recommendation from a South-Bridge integrated circuit. The North-Bridge determines a final power state for the one or more processor cores based on the first and second power state recommendations.Type: GrantFiled: May 6, 2009Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Alexander Branover, Maurice B. Steinman, Ming L. So, Xiao Gang Zheng
-
Patent number: 8564122Abstract: Various circuit boards and methods of fabricating the same are disclosed. In one aspect, a method of manufacturing is provided that includes coupling an electrically non-functional component to a surface of a first circuit board. The electrically non-functional component has a first elevation. The surface of the circuit board is adapted to have a semiconductor chip mounted thereon. An electrically functional component is mounted to the surface inward from the electrically non-functional component. The electrically functional component has a second elevation less than the first elevation.Type: GrantFiled: December 9, 2011Date of Patent: October 22, 2013Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Neil R. McLellan, Liane Martinez, Yip Seng Low, Suming Hu
-
Patent number: 8566382Abstract: Apparatus and methods for storing data in a block to provide improved accessibility of the stored data in two or more dimensions. The data is loaded into memory macros constituting a row of the block such that sequential values in the data are loaded into sequential memory macros. The data loaded in the row is circularly shifted a predetermined number of columns relative to the preceding row. The circularly shifted row of data is stored, and the process is repeated until a predetermined number of rows of data are stored. A two dimensional (2D) data block is thereby formed. Each memory macro is a predetermined number of bits wide and each column is one memory macro wide.Type: GrantFiled: September 8, 2009Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Larry Pearlstein, Richard K. Sita
-
Patent number: 8566570Abstract: In a system having a plurality of processing nodes, a control node divides a task into a plurality of sub-tasks, and assigns the sub-tasks to one or more additional processing nodes which execute the assigned sub-tasks and return the results to the control node, thereby enabling a plurality of processing nodes to efficiently and quickly perform memory initialization and test of all assigned sub-tasks.Type: GrantFiled: October 10, 2012Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventor: Oswin E. Housty
-
Patent number: 8564326Abstract: A method is provided for selecting at least one of a plurality of slew rate control settings based at least upon a speed of data transmission and receiving input data where the input data is received at the data transmission speed. The method also includes switching the received input data in accordance with the selected at least one of a plurality of slew rate control settings and sending output data at the data transmission speed. Also provided is data driver device that includes at least one activation portion comprising one or more slew rate controls, a voltage-mode driver portion and at least a first current-mode driver portion. Also provided is a computer readable storage device encoded with data for adapting a manufacturing facility to create the data driver device. Also provided is a system including the data driver device, a data storage device and a processor device.Type: GrantFiled: May 24, 2011Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Xin Liu, Arvind Bomdica, Ming-Ju Edward Lee
-
Patent number: 8563425Abstract: A semiconductor device fabrication process includes forming a gate of a transistor on a semiconductor substrate using a hard mask. The hard mask is selectively removed in one or more selected regions over the gate. The removal of the hard mask in the selected regions allows the gate to be connected to an upper metal layer through at least one insulating layer located substantially over the transistor. Conductive material is deposited in one or more trenches formed through the at least one insulating layer. The conductive material forms a local interconnect to the gate in at least one of the selected regions.Type: GrantFiled: June 1, 2009Date of Patent: October 22, 2013Assignee: Advanced Micro DevicesInventor: Richard T. Schultz