Patents Assigned to Advanced Micro Devices
  • Patent number: 8392777
    Abstract: Failure and repair information collected during self-testing of arrays in an integrated circuit is stored in a centralized array in the integrated circuit. In that way, a centralized array can be read out to provide failure and repair information on the arrays in the integrated circuit rather than having to read from each array. In addition, the failure and repair information may also be stored in the array under test for certain of the arrays.
    Type: Grant
    Filed: August 27, 2009
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Wei-Yu Chen, Kevin B. Badgett, Siegfried Kay Hesse, Timothy J. Wood
  • Patent number: 8392757
    Abstract: A method and microprocessor are described for efficiently executing load instructions out-of-order (speculatively). The microprocessor includes an enhanced load store unit (LSU) and an enhanced instruction decoder. The enhanced LSU receives a plurality of out-of-order value addresses, and sends a resync signal to the enhanced instruction decoder when an execution error associated with a particular load instruction occurs. The enhanced instruction decoder stores a specific address associated with the particular load instruction, and increments a counter value that indicates how many times the resync signal was sent by the resync predictor. When the counter value reaches a predetermined threshold, subsequent load instructions from the specific address are executed in order (non-speculatively).
    Type: Grant
    Filed: October 22, 2010
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Krishnan Ramani, Mike Butler, Kai Troester
  • Patent number: 8390127
    Abstract: Scalability of a strain-inducing mechanism on the basis of a stressed dielectric overlayer may be enhanced by forming a single stress-inducing layer in combination with contact trenches, which may shield a significant amount of a non-desired stress component in the complementary transistor, while also providing a strain component in the transistor width direction when the contact material may be provided with a desired internal stress level.
    Type: Grant
    Filed: May 21, 2009
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Andy Wei, Jan Hoentschel, Heike Salz
  • Patent number: 8391417
    Abstract: Apparatus and methods are provided for calibrating and operating a receiver circuit. An exemplary method comprises the steps of applying a first voltage offset to a first input of an amplifier circuit, generating an output signal at an output of the amplifier circuit based on the first voltage offset and a second voltage offset at a second input of the amplifier circuit, adjusting the second voltage offset based on the output signal, and maintaining the second voltage offset at a constant voltage when the output signal is indicative of the second voltage offset cancelling the first voltage offset.
    Type: Grant
    Filed: October 6, 2010
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Gladney Asada, Jeffrey Cooper
  • Patent number: 8387859
    Abstract: A system and method for conducting a financial transaction is disclosed. The system includes a first memory location embedded in a personal portable device. The first memory location stores a plurality of personal financial data files associated with a user. The system also includes a second memory location to store biometric information and a first input interface to receive authentication information after initiation of a purchase transaction session. The system also includes a security module including an input coupled to the first interface to authenticate the authentication information based on the biometric information and an output interface comprising an input coupled to the first memory location and an output to provide personal financial data file information to a host device.
    Type: Grant
    Filed: September 24, 2010
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Charles H. Dittmer
  • Patent number: 8390634
    Abstract: A graphics processor or a graphics block for use in a processor includes a type buffer used for determining if a currently processed pixel requires further processing. Each pixel has a number of sub-pixels and each sub-pixel line includes at least one counter that is stored in an edge buffer. A limited edge buffer that can store edge buffer values in a limited range can be employed. Each buffer can include information regarding the whole screen or a portion of thereof. The edge buffer also can be an external or internal buffer, and when implemented internally, the graphics processor or graphics block need not employ a bi-directional bus.
    Type: Grant
    Filed: January 31, 2007
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Mika Tuomi
  • Patent number: 8392640
    Abstract: Techniques are disclosed relating to resource contention resolution in a pre-memory environment. Prior to system memory being accessible, a resource control processing element controls access to a hardware resource by a plurality of processing elements by granting received requests from the processing elements for access to the resource. The resource control processing element may prioritize requests based on a determined amount of utilization of the hardware resource by individual ones of the processing elements. In one embodiment, processing elements request for information from a bus controller (e.g., an SMBus controller) that is usable to initialize system memory. The resource control processing element may respond to the requests by retrieving the requested information from the controller and providing that information to the processing element or by retrieving the requested information from a cache and providing that information to the processing element.
    Type: Grant
    Filed: December 3, 2009
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Oswin E. Housty
  • Patent number: 8390360
    Abstract: Electronic component protection power supply clamp circuits comprising a plurality of p-type channel metal-oxide-semiconductor (PMOS) and n-type channel metal-oxide-semiconductor (NMOS) transistors are described. These clamp circuits use a feedback latching circuit to retain an electrostatic discharge (ESD)-triggered state and efficiently conduct ESD current that has been diverted into the power supply, in order to dissipate ESD energy. The feedback latching circuit also maintains a clamp transistor in its off state if the clamp circuit powers up untriggered, thus enhancing the clamp circuit's immunity to noise during normal operation. Passive resistance initialization of key nodes to an untriggered state, as well as passive resistance gate input loading of a large ESD clamping transistor, further enhances the clamp circuit's immunity to false triggering.
    Type: Grant
    Filed: January 12, 2011
    Date of Patent: March 5, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: William B. Gist, III, Warren R. Anderson
  • Patent number: 8386745
    Abstract: An input/output memory management unit (IOMMU) configured to control requests by an I/O device to a system memory includes control logic that may perform a two-level guest translation to translate an address associated with an I/O device-generated request using translation data stored in the system memory. The translation data includes a device table having a number of entries. The control logic may select the device table entry for a given request by the using a device identifier that corresponds to the I/O device that generates the request. The translation data may also include a first set of I/O page tables including a set of guest page tables and a set of nested page tables. The selected device table entry for the given request may include a pointer to the set of guest translation tables, and a last guest translation table includes a pointer to the set of nested page tables.
    Type: Grant
    Filed: July 24, 2009
    Date of Patent: February 26, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Andrew G. Kegel, Mark D. Hummel
  • Patent number: 8386749
    Abstract: A processing system has one or more processors that implement a plurality of virtual machines that are managed by a hypervisor. Each virtual machine provides a secure and isolated hardware-emulation environment for execution of one or more corresponding guest operating systems (OSs). Each guest OS, as well as the hypervisor itself, has an associated address space, identified with a corresponding “WorldID.” Further, each virtual machine and the hypervisor can manage multiple lower-level address spaces, identified with a corresponding “address space identifier” or “ASID”. The address translation logic of the processing system translates the WorldID and ASID of the current address space context of the processing system to corresponding WorldID and ASID search keys, which have fewer bits than the original identifiers and thus require less complex translation lookaside buffer (TLB) hit logic.
    Type: Grant
    Filed: March 16, 2010
    Date of Patent: February 26, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Uwe Dannowski, Stephan Diestelhorst, Sebastian Biemueller
  • Patent number: 8384210
    Abstract: A thermal interface material for use in manufacturing a semiconductor component and a method for manufacturing the semiconductor component. The thermal interface material includes a metallic element in combination with either antimony or tin. Suitable metallic elements include gallium or indium. The concentration of antimony or tin is about 2 percent or less by weight of the thermal interface material. A semiconductor chip is mounted to a support substrate and the thermal interface material is disposed on the semiconductor chip. A lid or a heatsink is coupled to the semiconductor chip via the thermal interface material.
    Type: Grant
    Filed: June 7, 2005
    Date of Patent: February 26, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Richard C. Blish, II, James L. Hayward
  • Patent number: 8385140
    Abstract: Apparatus are provided for memory elements and related computing modules. An exemplary memory element includes a first array of one or more memory cells, a second array of one or more memory cells, write selection circuitry associated with the first array, and read selection circuitry associated with the second array. The write selection circuitry and the read selection circuitry are configured to be activated concurrently.
    Type: Grant
    Filed: November 18, 2010
    Date of Patent: February 26, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Michael Dreesen, Carson Henrion
  • Patent number: 8384479
    Abstract: An amplifier circuit includes a first stage and a second stage. The first stage includes a differential input circuit coupled to a differential input node. The first stage includes a first partial cascode circuit including devices of a first type, the first partial cascode circuit being coupled to a first power supply node, a first bias node, and the differential input stage. The first stage includes a second partial cascode circuit including devices of a second type, the second partial cascode circuit being coupled to a second power supply node and the differential input circuit. The second stage is coupled to the first stage. The second stage includes a first full cascode circuit coupled to an output node.
    Type: Grant
    Filed: March 8, 2010
    Date of Patent: February 26, 2013
    Assignees: Advanced Micro Devices, Inc., ATI Technologies ULC
    Inventors: Saeed Abbasi, Nima Gilanpour, Vincent Law
  • Patent number: 8378458
    Abstract: Various semiconductor chips and methods of making the same are disclosed. In one aspect, a method of manufacturing is provided that includes providing a semiconductor wafer that has plural semiconductor chips. Each of the plural semiconductor chips includes a first principal side and a second and opposite principal side. Material is removed from the semiconductor wafer to define at least one rounded corner of the first principal side of at least one of the plural semiconductor chips.
    Type: Grant
    Filed: March 22, 2010
    Date of Patent: February 19, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Seah S. Too, Edward Alcid
  • Patent number: 8377761
    Abstract: A substrate diode for an SOI device is formed in accordance with an appropriately designed manufacturing flow, wherein transistor performance enhancing mechanisms may be implemented substantially without affecting the diode characteristics. In one aspect, respective openings for the substrate diode may be formed after the formation of a corresponding sidewall spacer structure used for defining the drain and source regions, thereby obtaining a significant lateral distribution of the dopants in the diode areas, which may therefore provide sufficient process margins during a subsequent silicidation sequence on the basis of a removal of the spacers in the transistor devices. In a further aspect, in addition to or alternatively, an offset spacer may be formed substantially without affecting the configuration of respective transistor devices.
    Type: Grant
    Filed: April 7, 2011
    Date of Patent: February 19, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Andreas Gehring, Jan Hoentschel, Andy Wei
  • Patent number: 8381163
    Abstract: A power-gated retention flop circuit is disclosed. In one embodiment, a retention flop includes a first latch coupled to a first global voltage node and a virtual voltage node and configured to receive a data input signal, and a second latch coupled to receive the data input signal from the first latch, wherein the second latch is coupled to the first global voltage node and a second global voltage node. The second latch is configured to provide a data output signal based on the data input signal. A power-gating circuit is coupled between the virtual voltage node and the second global voltage node, wherein the power-gating circuit is configured to, when active, couple the virtual voltage node to the second global voltage node. Thus, the first latch may be powered down while the second latch remains powered on.
    Type: Grant
    Filed: November 22, 2010
    Date of Patent: February 19, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Jeremy P. Schreiber, Aaron Grenat
  • Patent number: 8379019
    Abstract: Presented are systems and methods that change the order in which triangles are rendered, to improve post-transform vertex cache efficiency and reduce view-independent overdraw. The resulting triangle orders are orders magnitude faster to compute compared to previous methods. The improvements in processing speed allow such methods to be performed on a model after it is loaded (i.e., when more information on the host hardware is available). Also, such methods can be executed interactively, allowing for re-optimization in case of changes to geometry or topology, which happen often in CAD/CAM applications.
    Type: Grant
    Filed: December 26, 2007
    Date of Patent: February 19, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Joshua D. Barczak, Diego F. Nehab, Pedro V. Sander
  • Patent number: 8373709
    Abstract: Embodiments of a multi-processor architecture and method are described herein. Embodiments provide alternatives to the use of an external bridge integrated circuit (IC) architecture. For example, an embodiment multiplexes a peripheral bus such that multiple processors can use one peripheral interface slot without requiring an external bridge IC. Embodiments are usable with known bus protocols.
    Type: Grant
    Filed: December 19, 2008
    Date of Patent: February 12, 2013
    Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.
    Inventors: Shahin Solki, Stephen Morein, Mark S. Grossman
  • Patent number: 8373447
    Abstract: A method and apparatus of alternating service modes of a silicon on insulator (SOI) process circuit includes determining whether the SOI process circuit is in a first or second service mode. A first clock or a second clock is selected for transmission along a buswire of the SOI process circuit based upon the determination. A receiving device of the signal is notified whether the SOI process circuit is operating in the first service mode or the second service mode.
    Type: Grant
    Filed: November 24, 2010
    Date of Patent: February 12, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Joseph E. Kidd, Brian W. Amick, Ryan J. Hensley, James R. Magro, Ronald L. Pettyjohn
  • Patent number: 8373512
    Abstract: A signal generator provides a plurality of oscillating signals, whereby each oscillating signal has a different peak voltage and has a predictable and consistent phase relationship with the other oscillating signals. The signal generator includes a plurality of stacked oscillators arranged between two reference voltages, such that each oscillator in the stack generates an oscillating signal having a different peak voltage. Each oscillator stage in a designated oscillator includes a transistor that is connected to a transistor of a corresponding stage in another oscillator. This arrangement of the oscillators provides for charge transfer between the corresponding stages to provide for similar voltage swings in each oscillating signal, as well as to provide for predictable phase relationship between the oscillating signals.
    Type: Grant
    Filed: December 22, 2010
    Date of Patent: February 12, 2013
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Visvesh S. Sathe