Patents Assigned to Broadcom
  • Patent number: 7230548
    Abstract: A system for detecting a key with key debounce including a circuit for detecting a key activation; a first counter coupled to the circuit and a clock for testing the key activation for a first user definable number of clock cycles; a key debounce buffer for storing a key index identifying the activated key, if the key activation is valid for the first user definable number of clock cycles; a second counter for testing the identified activated key for a first user definable number of hardware key scan cycles; and a key event buffer for storing a key activation event, if the key activation is valid for the first user definable number of hardware key scan cycles.
    Type: Grant
    Filed: March 23, 2005
    Date of Patent: June 12, 2007
    Assignee: Broadcom Corporation
    Inventor: Wenkwei Lou
  • Patent number: 7231499
    Abstract: One or more methods and systems of prioritizing access of physical memory space to bus compliant devices in a computing device is presented. Prioritization is based on real time or non-real time device functionality. In one embodiment, the method of accessing physical memory space for use by a bus compliant device comprises receiving a memory request from the device through a data bus. In addition, the method comprises comparing addresses of the memory request to a range of memory addresses stored in a memory request comparator. In one embodiment, the system for prioritizing the access of physical memory space in response to memory requests comprises one or more device and/or bus drivers, and a memory request comparator. The one or more device and/or bus drivers facilitates implementation of address ranges within said memory request comparator for one or more bus compliant devices.
    Type: Grant
    Filed: December 17, 2003
    Date of Patent: June 12, 2007
    Assignee: Broadcom Corporation
    Inventor: Shen-Yung (Robin) Chen
  • Patent number: 7230652
    Abstract: Systems and methods that provide picture-in-picture timebase management are provided. In one example, a method may include the steps of sending a first video signal and a second video signal to a video decoder; sending a first audio signal to the audio decoder, the first audio signal being associated with the first video signal; locking a single timing mechanism to program clock references (PCRs) of the first audio signal; and decoding the first audio signal and the first video signal according to a timebase of the single timing mechanism.
    Type: Grant
    Filed: April 8, 2005
    Date of Patent: June 12, 2007
    Assignee: Broadcom Corporation
    Inventors: Jason Demas, Marcus Kellerman, Sherman (Xuemin) Chen
  • Patent number: 7230872
    Abstract: The present invention relates to a system and method adapted to increase memory cell and memory architecture design yield. The present invention includes memory architecture having a decoder and a multi-bank memory. The decoder is adapted to decode addresses. The multi-bank memory interacts with the decoder, wherein the multi-bank memory includes at least one output data bit adapted to complete a word for a failing bank in the multi-bank memory.
    Type: Grant
    Filed: February 23, 2005
    Date of Patent: June 12, 2007
    Assignee: Broadcom Corporation
    Inventors: Gil I. Winograd, Esin Terzioglu
  • Patent number: 7230983
    Abstract: Determination of equalizer coefficients from a sparse channel estimate begins by determining location of significant taps based on the sparse channel estimate of a multiple path communication channel. The sparse channel estimate indicates the positioning of signals received via the various multiple paths of the channel. The method then continues by determining feed-forward equalization coefficients based on the location of the significant taps. The method then continues by determining feedback equalization coefficients based on the feed-forward equalization coefficients and the sparse channel estimate.
    Type: Grant
    Filed: March 12, 2003
    Date of Patent: June 12, 2007
    Assignee: Broadcom Corporation
    Inventors: Nabil R. Yousef, Randall Perlow, Charles Alan Brooks
  • Patent number: 7230651
    Abstract: Devices and methods are disclosed for decoding data in a data stream. One embodiment relates to a method of decoding data using an A/V decoder. In this embodiment, timing information is recovered from the input stream. The output rate of an output stream is adjusted using the recovered timing information, where the output stream has a clock that is asynchronous to a time reference of the input stream.
    Type: Grant
    Filed: November 20, 2002
    Date of Patent: June 12, 2007
    Assignee: Broadcom Corporation
    Inventors: Brian Schoner, Darren Neuman, Aleksandr M. Movshovich
  • Publication number: 20070130472
    Abstract: A secure processor such as a TPM generates one-time-passwords used to authenticate a communication device to a service provider. In some embodiments the TPM maintains one-time-password data and performs the one-time-password algorithm within a secure boundary associated with the TPM. In some embodiments the TPM generates one-time-password data structures and associated parent keys and manages the parent keys in the same manner it manages standard TPM keys.
    Type: Application
    Filed: September 21, 2006
    Publication date: June 7, 2007
    Applicant: Broadcom Corporation
    Inventors: Mark Buer, Douglas Allen
  • Patent number: 7227411
    Abstract: Aspects of the invention provide a self-biasing differential amplifier. The self-biasing differential amplifier may include a first input stage and a biasing transistor pair coupled to the first input stage. A second input stage may be coupled to the first input stage and the biasing transistor pair. The first input stage of the self-biasing differential amplifier may include a first PMOS transistor coupled to a first NMOS transistor in an inverter arrangement. The second input stage may include a second PMOS transistor coupled to a second NMOS transistor. The biasing transistor pair may include a third PMOS transistor coupled to a third NMOS transistor.
    Type: Grant
    Filed: June 17, 2003
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventor: Mark Slamowitz
  • Patent number: 7227554
    Abstract: Providing accelerated video processing in a communication device may comprise receiving video data from a video source on a chip, determining a first format for at least a portion of the received video data, and determining a second format of at least a remaining portion of the received video data. At least a portion of the received video data having the first format may be routed to a first device for processing and at least a remaining portion of the received video data having the second format may be routed to a second device for processing. The portion of the received video data with the first format may comprise RGB format, while the remaining portion of the received video data with the second format comprises YUV format. The received video data comprises images with alternating video formats, which are accordingly routed to the first or second device for processing.
    Type: Grant
    Filed: June 22, 2004
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventor: Joy Li
  • Patent number: 7228392
    Abstract: A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.
    Type: Grant
    Filed: April 15, 2003
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Sherman Lee, Vivian Y. Chou, John H. Lin
  • Patent number: 7227582
    Abstract: A graphics integrated circuit chip is used in a set-top box for controlling a television display. The graphics chip processes analog video input, digital video input, graphics input and audio input simultaneously. The system includes a video decoder having a chroma-locked sample rate converter. The chroma-locked sample rate converter converts the samples to those taken at a sample rate that is a multiple of the chroma subcarrier frequency and that is locked to chroma bursts of the analog video signal in a control loop. The video decoder also includes a line-locked sample rate converter that receives samples at a multiple of the chroma subcarrier frequency and converts the samples to samples with a sample frequency that is a multiple of the horizontal line rate of the video input. The line-locked sample rate converter measures the horizontal line rate to an accuracy of a fraction of a pixel and adjusts the sample rate and phase of the line-locked sample rate converter to produce accurate line-locked samples.
    Type: Grant
    Filed: May 17, 2004
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Alexander G. MacInnis, Chengfuh Jeffrey Tang, Xiaodong Xie, James T. Patterson, Greg A. Kranawetter
  • Patent number: 7227587
    Abstract: A system and method for determining whether to process a signal using three-dimensional comb filtering. Various aspects of the present invention may comprise method steps and system components that generate an inter-frame chroma signal. Various aspects may generate a filtered inter-frame chroma signal by removing a band of frequency components from the inter-frame chroma signal that generally corresponds to chroma signal components. Various aspects may analyze the filtered inter-frame chroma signal to determine whether three-dimensional comb filtering may be appropriate. Various aspects may comprise method steps and components that generate inter-frame and intra-frame luma signals. Various aspects may generate filtered inter-frame and intra-frame luma signals by removing frequency components from the inter-frame and intra-frame luma signals, respectively, that fall outside a frequency band near the chroma sub-carrier frequency.
    Type: Grant
    Filed: March 5, 2004
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Alexander G. MacInnis, Sheng Zhong
  • Patent number: 7227256
    Abstract: An electrically and thermally enhanced die-up tape substrate ball grid array (BGA) package and die-up plastic substrate BGA package are described. A substrate that has a first surface and a second surface is provided. The stiffener has a first surface and a second surface. The second stiffener surface is attached to the first substrate surface. An IC die has a first surface and a second surface. The first IC die surface is mounted to the first stiffener surface. A plurality of solder balls is attached to the second substrate surface. In one aspect, a heat spreader is mounted to the second IC die surface. In another aspect, the stiffener is coupled to ground to act as a ground plane. In another aspect, the substrate has a window opening that exposes a portion of the second stiffener surface. The exposed portion of the second stiffener surface is configured to be coupled to a printed circuit board (PCB). In another aspect, a metal ring is attached to the first stiffener surface.
    Type: Grant
    Filed: July 25, 2002
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Sam Z Zhao, Reza-ur R Khan
  • Patent number: 7227862
    Abstract: A switch is configured to block packets from being transmitted through designated ports. The switch has port bitmap generator configured to obtain a port bitmap and a table is configured to store a block mask indicating which port the packet should not be transmitted. A block mask lookup is configured to determine the block mask for the packet from the table, and a transmit port bitmap generator is configured to determine which ports the packet should be transmitted using the port bitmap and the block mask.
    Type: Grant
    Filed: September 18, 2001
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Mohan Kalkunte, Shekhar Ambe, Sam Sampath
  • Patent number: 7227238
    Abstract: An integrated fuse has regions of different doping located within a fuse neck. The integrated fuse includes a polysilicon layer and a silicide layer. The polysilicon layer includes first and second regions having different types of dopants. In one example, the first region has an N-type dopant and the second region has a P-type dopant. The polysilicon layer can also include a third region in between the first and second regions, which also has a different dopant. During a fusing event, a distribution of temperature peaks around the regions of different dopants. By locating regions of different dopants within the fuse neck, agglomeration of the silicide layer starts reliably within the fuse neck (for example, at or near the center of the fuse neck) and proceeds toward the contact regions. An improved post fuse resistance distribution and an increased minimum resistance value in the post fuse resistance distribution is realized compared to conventional polysilicon fuses.
    Type: Grant
    Filed: June 21, 2004
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Akira Ito, Henry K. Chen
  • Patent number: 7227871
    Abstract: A supervisory communications device, such as a headend device within a cable communications network, monitors and controls communications with a plurality of remote communications devices, such as cable modems, throughout a widely distributed network, including the Internet. The supervisory device establishes the upstream slot structure and allocates upstream bandwidth by sending UCD and MAP messages over its downstream channel. The supervisory device also uses the MAP messages and minislot counts to anticipate bursts from the remote devices. Dual registers are provided within the supervisory device to generate minislot counts. A primary register generates minislot counts for a current slot structure, and a secondary register generates minislot counts for a revised slot structure. Software executed on the supervisory device determines a switchover time for changing to the revised slot structure and revised minislot count.
    Type: Grant
    Filed: July 31, 2002
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: David R Dworkin, Niki Pantelias, Son Dinh Nguyen, Yushan Lu
  • Patent number: 7228386
    Abstract: A cache may be programmed to disable one or more entries from allocation for storing memory data (e.g. in response to a memory transaction which misses the cache). Furthermore, the cache may be programmed to select which entries of the cache are disabled from allocation. Since the disabled entries are not allocated to store memory data, the data stored in the entries at the time the cache is programmed to disable the entries may remain in the cache. In one specific implementation, the cache also provides for direct access to entries in response to direct access transactions.
    Type: Grant
    Filed: September 24, 2004
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Joseph B. Rowlands, James B. Keller
  • Patent number: 7227870
    Abstract: An integrated circuit includes receive circuits for receiving packets, transmit circuits for transmitting packets, a packet DMA circuit for communicating packets to and from a memory controller, and a switch for selectively coupling the receive circuits to transmit circuits. The integrated circuit may flexibly merge and split the packet streams to provide for various packet processing/packet routing functions to be applied to different packets within the packet streams. An apparatus may include two or more of the integrated circuits, which may communicate packets between respective receive and transmit circuits.
    Type: Grant
    Filed: October 11, 2002
    Date of Patent: June 5, 2007
    Assignee: Broadcom Corporation
    Inventors: Barton J. Sano, Laurent R. Moll, Manu Gulati
  • Publication number: 20070123183
    Abstract: A transmitter capable of operating according to a first standard that does not interfere with a nearby frequency generator operating according to a second standard. The transmitter comprises an oscillator, a frequency divider, a mixer, and a filter. The oscillator is configured to output a first frequency that is outside of a frequency harmonic of the frequency generator. The frequency divider is coupled to the oscillator and divides the first frequency by a selective divide ratio to produce a second frequency. The mixer is configured to receive the first and second frequencies, which combines them to produce a mixed frequency. The filter is then used to filters the mixed frequency to obtain the higher portion of the mixed frequency. The divide ratio of the frequency divider is selected base on the desired output frequency of the transmitter such that a 2.4 GHz or 5 GHz ISM band frequency is achieved.
    Type: Application
    Filed: December 29, 2005
    Publication date: May 31, 2007
    Applicant: Broadcom Corporation
    Inventor: Hung-Ming Chien
  • Publication number: 20070124139
    Abstract: Codec structures for achieving two-stage prediction and two-stage noise spectral shaping at the same time, resulting in a Two-Stage Noise Feedback Coding (TSNFC) method. One approach combines two predictors into a single composite predictor; and derives appropriate filters for use in a conventional single-stage NFC codec structure. Another approach duplicates a conventional single-stage NFC codec structure in a nested manner, thereby decoupling the operations of the long-term prediction and long-term noise spectral shaping from the operations of the short-term prediction and short-term noise spectral shaping.
    Type: Application
    Filed: January 29, 2007
    Publication date: May 31, 2007
    Applicant: Broadcom Corporation
    Inventor: Juin-Hwey Chen