Patents Assigned to Broadcom
  • Patent number: 6456552
    Abstract: A method for refreshing data in a circuit element included in a dynamic register. A static loop is coupled to the circuit element as a feedback path from the output terminal to the input terminal of the circuit element. A control signal is provided to the static loop. The static loop is activated via the control signal to refresh the data in the circuit element.
    Type: Grant
    Filed: February 1, 2001
    Date of Patent: September 24, 2002
    Assignee: Broadcom Corporation
    Inventor: Mehdi Hatamian
  • Patent number: 6456284
    Abstract: A system and method for generating a graphical display from data describing at least one three-dimensional object is disclosed. The system method and system include providing a rasterizer for rendering the data in an order. The rasterizer includes a plurality of processors, each of the plurality of processors for receiving a portion of the data, determining if a current position is located within the portion of the data, and providing an output if the current position is located within the portion of the data. The rasterizer further includes a single interpolator coupled to the plurality of processors. The single interpolator is configured such that in response to the output, the single interpolator provides information relating to a plurality of characteristics of the portion of the data in the processor providing the output.
    Type: Grant
    Filed: June 10, 1999
    Date of Patent: September 24, 2002
    Assignee: Broadcom Corporation
    Inventors: Michael C. Lewis, Stephen L. Morein
  • Publication number: 20020130767
    Abstract: An Internet Protocol (IP) telephone has a constant impedance filter that is capable of being continuously attached to the physical layer of a computer chip in the IP telephone. The constant impedance filter is located outside the physical layer and is connected to a relay on the physical layer. The relay is configured using native FET devices, which are normally conductive without a supply voltage. Therefore, the relay is capable of operating during the discovery mode of IP telephone operation, where no power is applied to the substrate. Rectifier circuits rectify an incoming signal during discovery mode, and apply the rectified signal to the gate of the relay to improve conductivity of the relay. This allows for faster detection of the IP telephone during discovery mode. During normal operation mode, voltage is applied to the physical layer, and the relay is opened by grounding the native devices.
    Type: Application
    Filed: December 28, 2001
    Publication date: September 19, 2002
    Applicant: Broadcom Corporation
    Inventors: Siavash Fallahi, Lin Able Chu
  • Publication number: 20020130692
    Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.
    Type: Application
    Filed: May 9, 2002
    Publication date: September 19, 2002
    Applicant: Broadcom Corporation
    Inventor: Armond Hairapetian
  • Publication number: 20020133732
    Abstract: A network device is provided which includes a device input, at least one port, a frequency doubler, a data I/O device, and a programmable delay locked loop. The frequency doubler is coupled to the input and configured to receive an input signal and output an output signal having double the frequency of the input signal. The data I/O device is configured to output data based upon a reference clock signal. The programmable delay locked loop is coupled to the device input and configured to receive an input signal and to automatically output an output signal being a predetermined amount out of phase from the input signal. An external clock signal received at the device input is input to the frequency doubler. The output of the frequency doubler is input to the data I/O device as a reference clock. Data (e.g., from internal device logic) is output from the data I/O device to the at least one port.
    Type: Application
    Filed: February 27, 2002
    Publication date: September 19, 2002
    Applicant: Broadcom Corporation
    Inventors: Jonathan Lin, Yong Jiang
  • Publication number: 20020131456
    Abstract: A network device includes an input, at least one port, a frequency doubler, a data I/O device, and a variable delay circuit. The input is for receiving an external clock signal. The frequency doubler is coupled to the input and configured to receive an input signal and output an output signal with a frequency double that of the input signal. The data I/O device is configured to output data to the at least one port based on a reference clock signal. The variable delay circuit is located between the data I/O device and at least one port. An external clock signal received at the input is input into the frequency doubler. The output signal of the frequency doubler is applied to the data I/O device as the reference clock signal, and the output data is delayed by the variable delay circuit.
    Type: Application
    Filed: March 18, 2002
    Publication date: September 19, 2002
    Applicant: Broadcom Corporation
    Inventors: Jonathan Lin, Yong Jiang
  • Publication number: 20020133623
    Abstract: A network device including at least one network port, a clock, address resolution logic (ARL) tables, and address resolution logic. The clock generates a timing signal. The ARL tables are configured to store and maintain data related to port addresses of the network device. The address resolution logic is coupled to the ARL tables and the clock, and configured to search the ARL tables and to perform learning concurrently during alternating slots of the timing signal. Upon receiving a data packet at the at least one port, the address resolution logic is configured to search the ARL tables for a destination address based on the data packet. When the destination address is found, the address resolution logic is configured to update a related record of the ARL tables based on the learning, the address resolution logic configured to perform searches and updates.
    Type: Application
    Filed: February 27, 2002
    Publication date: September 19, 2002
    Applicant: Broadcom Corporation
    Inventors: Jonathan Lin, David Billings
  • Publication number: 20020131501
    Abstract: A video encoding system includes a video source providing a multiple frame video signal, a compressed data interface, a host interface and a video encoding device. The video encoding device includes a video input processor, a global controller, a motion estimation processor, a digital signal processor and a bit-stream processor. The video input processor receives the video signal. The global controller controls the global operation of the video encoding device. The motion estimation processor is connected to the global controller. The digital signal processor is connected to the global controller and to the motion estimation processor. The bit-stream processor is connected to the digital signal processor, the global controller and the compressed data interface. The global controller stores encoding commands received from the host interface thereby programming the video input processor, the motion estimation processor, the digital signal processor and the bit-stream processor.
    Type: Application
    Filed: January 31, 2002
    Publication date: September 19, 2002
    Applicant: BROADCOM CORPORATION
    Inventors: Amir Morad, Leonid Yavits
  • Publication number: 20020130711
    Abstract: Methods and apparatus for improving the current matching within current mirror circuits in applications such as low voltage integrated circuits. Embodiments of the present invention attempt to maintain the proper current ratio between reference and output supplies by adjusting the reference output of the current mirror. An existing reference voltage on the output side of the mirror can be used or a reference voltage can be created to be used for the voltage regulation of the reference side of the current mirror.
    Type: Application
    Filed: April 23, 2002
    Publication date: September 19, 2002
    Applicant: Broadcom Corporation
    Inventors: Arya Reza Behzad, Frank Wayne Singor
  • Publication number: 20020133619
    Abstract: A network device includes at least one network port, a masks table, a rules table, a pointers table, and a fast filter processor. The masks table contains filter information and a mask key. The rules table contains corresponding rules to the filter information and is related to the mask table by the mask key. The pointers table contains boundary data related to the rules for corresponding filter information. The fast filter processor is coupled to the mask table, the rules table and the pointers table, and configured to perform at least one binary search for at least one rule related to a data packet received by the network device at the at least one network port, the binary search being limited based on the boundary data in the pointers table.
    Type: Application
    Filed: March 6, 2002
    Publication date: September 19, 2002
    Applicant: Broadcom Corporation
    Inventors: Jonathan Lin, Somayajulu S.K. Pullela, David Billings
  • Publication number: 20020129025
    Abstract: A network device including at least one network port, a clock, address resolution (ARL) tables, and address resolution logic. The at least one network port is configured to send and receive a data packet. The clock is for generating a timing signal. The ARL tables are configured to store and maintain data related to port addresses of the network device. The address resolution logic is coupled to the ARL tables and configured to perform a search and an update to data into the ARL tables based on the data packet, to calculate a current range of the search, to determine an intended result of the update, and to block the update when the intended result will move data out of the current range of the search, the search and the update being performed concurrently during alternating slots of the timing signal.
    Type: Application
    Filed: February 27, 2002
    Publication date: September 12, 2002
    Applicant: Broadcom Corporation
    Inventors: Jonathan Lin, David Billings
  • Publication number: 20020129189
    Abstract: A network device including a memory, a queue management unit, a memory management unit, and a search switching unit. The memory includes a plurality of memory banks. The queue management unit is configured to receive a plurality of search requests and to prioritize the search requests. The memory management unit is coupled to the queue management unit and the memory, and is configured to initiate a plurality of binary searches based on the plurality of search requests. Each binary search is executed simultaneously in different banks of the plurality of memory banks. The search switching unit is coupled to the memory and the memory management unit, and is configured to switch each binary search from one memory bank of to another memory bank after a predetermined number of search steps are performed by each binary search.
    Type: Application
    Filed: February 27, 2002
    Publication date: September 12, 2002
    Applicant: Broadcom Corporation
    Inventors: Jonathan Lin, David Billings, Mike Jorda
  • Patent number: 6449701
    Abstract: A memory controller may include a request queue for receiving transaction information (e.g. the address of the transaction) and a channel control circuit. A control circuit for the request queue may issue addresses from the request queue to the channel control circuit out of order, and thus the memory operations may be completed out of order. The request queue may shift entries corresponding to transactions younger than a completing transaction to delete the completing transaction's information from the request queue. However, a data buffer for storing the data corresponding to transactions may not be shifted. Each queue entry in the request queue may store a data buffer pointer indicative of the data buffer entry assigned to the corresponding transaction. The data buffer pointer may be used to communicate between the channel control circuit, the request queue, and the control circuit. In one implementation, the request queue may implement associative comparisons of information in each queue entry (e.g.
    Type: Grant
    Filed: September 20, 2000
    Date of Patent: September 10, 2002
    Assignee: Broadcom Corporation
    Inventor: James Y. Cho
  • Patent number: 6449271
    Abstract: A header substituted for preamble nibbles by an individual one of the originating devices in a plurality, and an individual one of the ports in such originating device, indicates such originating device and such port. Such port in such originating device sends such modified packet to others of the originating devices and to an observing station. The header format is such that the last nibble in the header and the remaining preamble portion will not be confused with any two (2) nibbles in the header. A particular one of the originating devices indicated in the data converts the header back to the preamble format and transmits the converted packet to a receiving station. The observing station records the individual originating device, and the individual port in such device, indicated in the header. Each packet includes at its end a trailer formed from a plurality of nibbles and indicating whether or not a collision has occurred between such packet and a packet from another one of the originating devices.
    Type: Grant
    Filed: March 10, 2000
    Date of Patent: September 10, 2002
    Assignee: Broadcom Corporation
    Inventors: John K. Lenell, David L. Fisher, Andrew J. Castellano
  • Publication number: 20020122387
    Abstract: The present invention provides a method for prioritizing packet flows within a switching network. The method includes the steps of receiving packets at an input port, stamping the packets with an arrival time, and classifying the packet into a flow, wherein the flow is determined based upon at least a class of service of the packet, assigning the packet to a queuing ring according to the flow of the packet, and maintaining a flow ratio pending within the switch based upon the classification of the packet.
    Type: Application
    Filed: October 22, 2001
    Publication date: September 5, 2002
    Applicant: Broadcom Corporation
    Inventor: Shih-Hsiung Ni
  • Publication number: 20020124149
    Abstract: A communication device configured to assign a data packet to a memory bank of a memory device is provided. The communication device includes an input port for receiving the data packet, a look-ahead logic module, a pointer assignment module, and an output port. The look-ahead logic module is configured to select an address of the memory bank of the memory device by overriding an address mapping scheme that permits successive data packets to be assigned to the same memory bank. The pointer assignment module is configured to assign a pointer to the data packet based upon the memory bank determined by the look-ahead logic module. In addition, the output port is configured to transfer the data packet to the memory bank of the memory device.
    Type: Application
    Filed: February 26, 2002
    Publication date: September 5, 2002
    Applicant: Broadcom Corporation
    Inventor: Shih-Hsiung Ni
  • Publication number: 20020123350
    Abstract: A method and system for performing diagnostic tests on a communications system. Diagnostic test signals are generated by a transceiver included within the communications system. Diagnostic data signals generated within the communications system in response to the diagnostic test signals are collected by the transceiver. The communications transceiver may operate alone, with an assisting communications transceiver, or with a non-assisting communications transceiver. The collected diagnostic data signals are stored and made available for later analysis. The method and system are used to generate and store ECHO Crosstalk, Near End Cross Talk (NEXT) and Far End CrossTalk (FEXT) data signals.
    Type: Application
    Filed: March 4, 2002
    Publication date: September 5, 2002
    Applicant: Broadcom Corporation
    Inventor: Sang T. Bui
  • Patent number: 6445731
    Abstract: A modem and method for operating same. A receiver circuit of the modem is coupled to receive a continuous analog signal from a communication channel. This analog signal includes both packet and idle information. The receiver circuit monitors the analog signal to detect the presence of idle information. Upon detecting idle information, the receiver circuit enters a standby mode in which the processing requirements of the receiver circuit are reduced. A burst mode protocol is also provided, in which packets of digital information are modulated by a transmitter circuit of the modem, thereby converting the packets of digital information into analog signal bursts of discrete duration. These analog signal bursts are transmitted from the transmitter circuit to a telephone line. However, the transmitter circuit does not generate any signals between the analog signal bursts. A receiver circuit monitors the telephone line to detect the analog signal bursts.
    Type: Grant
    Filed: December 27, 1999
    Date of Patent: September 3, 2002
    Assignee: Broadcom Homenetworking, Inc.
    Inventors: Larry C. Yamano, John T. Holloway, Edward H. Frank, Tracy D. Mallory, Alan G. Corry, Craig S. Forrest, Kevin H. Peterson, Timothy B. Robinson, Dane Snow
  • Patent number: 6445039
    Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programmable attenuation and a programmable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.
    Type: Grant
    Filed: January 14, 2000
    Date of Patent: September 3, 2002
    Assignee: Broadcom Corporation
    Inventors: Agnes N. Woo, Kenneth R. Kindsfater, Fang Lu
  • Patent number: RE37826
    Abstract: Four (4) unshielded twisted pairs of wires connect a hub and a computer in an Ethernet system: one (1) pair for transmission only, another for reception only and the other two (2) for transmission and reception. The signals in the wires are in packets each having timing signals defining a preamble and thereafter having digital signals representing information as by individual ones of three (3) amplitude levels. The signals received at the computer are provided with an automatic gain control (AGC) and then with digital conversions at a particular rate. A control loop operative upon the digital conversions regulates the AGC gain at a particular value. An equalizer operative only during the occurrence of the digital signals in each packet selects an individual one of the three (3) amplitude levels closest to the amplitude of each digital conversion at the time assumed to constitute the conversion peak.
    Type: Grant
    Filed: February 18, 1999
    Date of Patent: September 3, 2002
    Assignee: Broadcom Corporation
    Inventors: Henry Samueli, Mark Berman, Fang Lu