Patents Assigned to Broadcom
-
Publication number: 20020118072Abstract: A ring oscillator circuit, such as a VCO, with a relatively high level of noise rejection for noise originating from both the voltage supply and ground. The ring oscillator circuit is composed of a plurality of differential delay circuits, each differential delay circuit generating a differential output signal that is a delayed (and preferably inverted) version of a differential input signal. Each differential delay circuit includes first and second input transistors for receiving the differential input signal. Each differential delay circuit also includes first and second load transistors coupled in parallel with the respective first and second input transistors. Each differential delay circuit further includes a first current source coupled between the first input transistor and a first power supply terminal (e.g.Type: ApplicationFiled: April 25, 2002Publication date: August 29, 2002Applicant: Broadcom CorporationInventor: Bin Liu
-
Publication number: 20020117998Abstract: A power supply and switching technique is provided that utilizes a first battery and a second battery to charge a load. The power supply includes a first controlled power switch coupled to the first battery and the load, a second controlled power switch coupled to the second battery and the load, and a power controller coupled to the first controlled power switch, the second controlled power switch, and the load. The power controller monitors the voltage and the load and causes a charge to be applied to the load when the load voltage is not a predetermined voltage. The power controller causes a charge to be applied to the load by selectively closing the first controlled power switch, thereby providing a charge from the first battery to the load, and/or selectively closing the second controlled power switch, thereby providing a charge from the second battery to the load. A similar switching technique may be used to recharge the first and second battery by alternately coupling them to an external power source.Type: ApplicationFiled: January 29, 2002Publication date: August 29, 2002Applicant: Broadcom CorporationInventor: Erlend Olsen
-
Patent number: 6441660Abstract: A PLL may include a voltage regulator for providing a regulated voltage to one or more PLL components (e.g. a charge pump, a voltage controlled oscillator, etc.). The PLL components may be noise sensitive components, and the regulated voltage may reduce noise received from the power supply. Additionally, a level shifter may be coupled between the PLL components and a phase/frequency detector. The level shifter may be supplied by the regulated voltage from the voltage detector. In another implementation, a PLL may include a programmable charge pump and a programmable loop filter. For example, the reference current to the charge pump may be changed, thus changing the rate at which the charge pump can change an output voltage (the control voltage to a voltage controlled oscillator in the PLL). The loop filter components may be changed to change the frequency ranges filtered by the loop filter.Type: GrantFiled: April 11, 2001Date of Patent: August 27, 2002Assignee: Broadcom CorporationInventor: Joseph M. Ingino, Jr.
-
Patent number: 6441655Abstract: A method and system described for producing frequency multiplication/division by any non-integer output signal frequency relative to a reference signal frequency of a Phase-Lock-Loop (PLL), while simultaneously maintaining low jitter. In one embodiment, the invention increases the number of the available clock phases to M and then shifts the output clock phase by one, every K/M cycle. In one aspect of the present invention, this is accomplished by adding a multiplexer (MUX) to the output of the PLL to implement the phase shifting every K/M cycles. In another aspect, the MUX is placed in the feedback loop of the PLL. In one embodiment, a quantizer is used to drive the MUX.Type: GrantFiled: December 14, 2000Date of Patent: August 27, 2002Assignee: Broadcom CorporationInventors: Siavash Fallahi, Myles Wakayama, Pieter Vorenkamp
-
Patent number: 6437652Abstract: A resonant oscillator circuit includes an active device and a resonator that causes the active device to oscillate at a resonant frequency of the resonator. The active device includes one or more transistors that are DC biased using one or more resistors. The bias resistors generate thermal noise that is proportional to the resistance value. An external inductor circuit is connected across the output terminals of the active device and in parallel with the resonator. The external inductor circuit shorts-out at least some of the thermal noise that is generated by the bias resistors, and thereby reduces the overall phase noise of the resonant oscillator.Type: GrantFiled: February 15, 2001Date of Patent: August 20, 2002Assignee: Broadcom CorporationInventor: Ramon A. Gomez
-
Patent number: 6438164Abstract: A system for reducing the complexity of an adaptive decision feedback equalizer, for use in connection with a dual-mode QAM/VSB receiver system is disclosed. QAM and VSB symbols, which are expressed in two's compliment notation, include an extra bit required to compensate for a fixed offset term introduced by the two's compliment numbering system. A decision feedback equalizer includes a decision feedback filter section which operates on symbolic decisions represented by a wordlength which excludes the added bit representing the offset. The vestigal word is convolved with the decision feedback filter's coefficients, while a DC component, corresponding to the excluded bit, is convolved with the same coefficient values in a correction filter. The two values are summed to provide an ISI compensation signal at the input of a decision device such as a slicer. A DC component representing a pilot tone in VSB transmission systems also introduces a DC component, and additional bits, to a VSB wordlength.Type: GrantFiled: February 27, 2001Date of Patent: August 20, 2002Assignee: Broadcom CorporationInventors: Loke Kun Tan, Tian-Min Liu, Hing Ada T. Hung
-
Patent number: 6437620Abstract: A method and circuit for adjusting clock pulse widths in a high speed sample and hold circuit. A single phase clock signal is input into a pulse discriminator and separated into rising and falling edges. The edges are adjusted to a desired slope. The adjusted edges and the unadjusted edges are summed and output as multiple clock signals with a desired pulse edge alignment. The clock signals control switches in a manner to reduce signal dependent sampling distortion.Type: GrantFiled: August 3, 2001Date of Patent: August 20, 2002Assignee: Broadcom CorporationInventor: Frank W. Singor
-
Publication number: 20020109226Abstract: An apparatus, system, and method for assembling a ball grid array (BGA) package is described. A stiffener/heat spreader is provided. A substrate has a first surface and a second surface. The substrate has a central window-shaped aperture that extends through the substrate from the first substrate surface to the second substrate surface. The first substrate surface is attached to a surface of the stiffener/heat spreader. A portion of the stiffener/heat spreader is accessible through the central window-shaped aperture. An IC die has a first surface and a second surface. The first IC die surface is mounted to the accessible portion of the stiffener/heat spreader. A drop-in heat spreader has a surface that is mounted to the second IC die surface.Type: ApplicationFiled: February 15, 2001Publication date: August 15, 2002Applicant: Broadcom CorporationInventors: Reza-Ur Rahman Khan, Sam Ziqun Zhao
-
Publication number: 20020108048Abstract: Methods and apparatus are provided for implementing a cryptography engine for cryptography processing. A variety of techniques are described. A cryptography engine such as a DES engine can be decoupled from surrounding logic by using asynchronous buffers. Bit-sliced design can be implemented by moving expansion and permutation logic out of the timing critical data path. An XOR function can be decomposed into functions that can be implemented more efficiently. A two-level multiplexer can be used to preserve a clock cycle during cryptography processing. Key scheduling can be pipelined to allow efficient round key generation.Type: ApplicationFiled: June 26, 2001Publication date: August 8, 2002Applicant: Broadcom CorporationInventors: Zheng Qi, Mark Buer
-
Publication number: 20020106080Abstract: Methods and apparatus are provided for implementing a cryptography engine for cryptography processing. A variety of techniques are described. A cryptography engine such as a DES engine can be decoupled from surrounding logic by using asynchronous buffers. Bit-sliced design can be implemented by moving expansion and permutation logic out of the timing critical data path. An XOR function can be decomposed into functions that can be implemented more efficiently. A two-level multiplexer can be used to preserve a clock cycle during cryptography processing. Key scheduling can be pipelined to allow efficient round key generation.Type: ApplicationFiled: June 26, 2001Publication date: August 8, 2002Applicant: Broadcom CorporationInventors: Zheng Qi, Mark Buer
-
Publication number: 20020106029Abstract: A method and computer program product for providing RTP suppression across a DOCSIS network. An index number and a set of rules are sent to a receiver. The index number indicates the type of header suppression technique (i.e., RTP header suppression) to be performed, and the set of rules define how to recreate the RTP packets on the receiving end. At least one complete RTP packet is transmitted upstream for enabling a receiver to learn the RTP header. Subsequent RTP packets are transmitted upstream for reconstruction at the receiving end. The subsequent RTP packets are comprised of delta values representing fields that dynamically change from packet to packet in an RTP header.Type: ApplicationFiled: October 11, 2001Publication date: August 8, 2002Applicant: Broadcom CorporationInventors: Fred A. Bunn, Thomas L. Johnson, Joel Danzig
-
Publication number: 20020106078Abstract: Methods and apparatus are provided for implementing a cryptography engine for cryptography processing. A variety of techniques are described. A cryptography engine such as a DES engine can be decoupled from surrounding logic by using asynchronous buffers. Bit-sliced design can be implemented by moving expansion and permutation logic out of the timing critical data path. An XOR function can be decomposed into functions that can be implemented more efficiently. A two-level multiplexer can be used to preserve a clock cycle during cryptography processing. Key scheduling can be pipelined to allow efficient round key generation.Type: ApplicationFiled: June 26, 2001Publication date: August 8, 2002Applicant: Broadcom CorporationInventors: Zheng Qi, Mark Buer
-
Patent number: 6430098Abstract: A system-on-chip (SOC) device or a random access memory (RAM) chip includes a RAM block. The RAM block includes memory cells, each of which has three transistors. Each memory cell is coupled to both a read bit line and a write bit line. A transparent continuous refresh mechanism has been implemented to read the content of a memory cell and re-write it back to the memory cell without disturbing the access (read/write) cycle, making refresh operations transparent to the system level. The continuous refresh mechanism includes a collision detection mechanism to prevent writing and reading the same memory cell at the same time.Type: GrantFiled: July 28, 2000Date of Patent: August 6, 2002Assignee: Broadcom CorporationInventors: Cyrus Afghahi, Sami Issa
-
Patent number: 6430099Abstract: A ROM or other memory may include two or more partitions and a precharge circuit. Each of the partitions may be coupled to separate sets of output conductors, to which the precharge circuit may be coupled. The precharge circuit may precharge the conductors of the partition to be read, while not precharging the other conductors. In one embodiment, the precharge may be to a voltage representing a binary value. In one implementation, the non-precharged conductors may be held to a predetermined voltage different from the voltage to which the precharged conductors are precharged. The predetermined voltage may represent the opposite binary value to the binary value represented by the precharge voltage. The ROM may also include an output circuit which may, in certain embodiments, comprise a logic circuit which logically combines the signals on respective conductors from each partition to provide output signals from the ROM.Type: GrantFiled: May 11, 2001Date of Patent: August 6, 2002Assignee: Broadcom CorporationInventors: Robert Rogenmoser, Steve T. Nishimoto, Daniel W. Dobberpuhl
-
Patent number: 6430188Abstract: A network switch for network communications, wherein the network switch includes at least one data port interface supporting a plurality of data ports transmitting and receiving data at a first data rate and a second data rate. The at least one data port interface includes an ingress logic circuit in communication with the at least one data port interface for generating at least one of an ingress address resolution and a filtering search request. A CPU interface is provided and configured to communicate with a CPU. A shared hierarchical memory structure including an internal memory in communication with the at least one data port interface, and an external memory in communication with a memory management unit via an external memory interface is provided. A communication channel is provided for communicating data between the at least one data port interface, the internal memory, the CPU interface, and the memory management unit.Type: GrantFiled: July 19, 2000Date of Patent: August 6, 2002Assignee: Broadcom CorporationInventors: Shiri Kadambi, Mohan Kalkunte, Shekhar Ambe
-
Patent number: 6426680Abstract: An integrated VCO having an improved tuning range over process and temperature variations. There is therefore provided in a present embodiment of the invention an integrated VCO. The VCO comprises, a substrate, a VCO tuning control circuit responsive to a VCO state variable that is disposed upon the substrate, and a VCO disposed upon the substrate, having a tuning control voltage input falling within a VCO tuning range for adjusting a VCO frequency output, and having its tuning range adjusted by the tuning control circuit in response to the VCO state variable.Type: GrantFiled: May 26, 2000Date of Patent: July 30, 2002Assignee: Broadcom CorporationInventors: Ralph Duncan, Tom W. Kwan
-
Publication number: 20020099883Abstract: The present invention provides an overflow detector for a FIFO. The FIFO includes a plurality of registers each having an input and an output, a plurality of write signals each respectively coupled to a clock, one of the plurality of registers, and a plurality of read switches each respectively coupled to an output of one of the plurality of registers, each of the plurality of read switches being controlled by a respective read signal. The overflow detector includes a plurality of clocked registers each of which is coupled to receive a write signal and its corresponding read signal, wherein each clocked register records a read signal and is clocked by the corresponding write signal.Type: ApplicationFiled: March 21, 2002Publication date: July 25, 2002Applicant: Broadcom CorporationInventor: Jun Cao
-
Publication number: 20020097107Abstract: The invention is a balun transformer that converts a single-ended (or unbalanced) signal to a differential (or balanced) signal. The balun is a printed metal pattern on a circuit board in conjunction with several low cost chip capacitors and a low cost chip inductor. The balun transformer is a modified Marchand balun that is implemented using printed transmission lines. The balun has a plurality of coupled transmission lines to improve tolerances to variations in PC board fabrication. To make the balun compact, it is electrically lengthened through the use of capacitive loading, which reduces the required physical size. Additionally, the capacitors increase the bandwidth due to the resonant interaction between the short inductive balun and the capacitors that are placed in series with the input and the output.Type: ApplicationFiled: June 28, 2001Publication date: July 25, 2002Applicant: Broadcom CorporationInventors: Lawrence M. Burns, Carl W. Pobanz
-
Patent number: 6424190Abstract: A transition delay matching circuit in which the transition delay of the divided clock signal is substantially the same as the transition delay of the reference clock signal. The transition delay of the divided clock signal is adjusted by reducing the steady state amplitude of the divided clock signal. Apparatuses and methods for matching the transition delays of the divided clock signal and the reference clock signal are disclosed.Type: GrantFiled: September 13, 2001Date of Patent: July 23, 2002Assignee: Broadcom CorporationInventor: Kwang Y. Kim
-
Patent number: 6424177Abstract: A high speed data communication system uses a single-ended bus architecture with a reference signal extracted from a differential periodic signal that is transmitted along with single-ended data. By using a periodic signal such a clock signal with approximately 50% duty cycle, a much more stable and accurate reference signal is established for receiving single-ended data.Type: GrantFiled: June 27, 2000Date of Patent: July 23, 2002Assignee: Broadcom CorporationInventor: Armond Hairapetian