Patents Assigned to Faraday Technology Corp.
-
Patent number: 8373466Abstract: A frequency locking method, for locking an output signal outputted from a frequency locking circuit to a target frequency, comprising: (a) detecting an output frequency of the output signal, wherein the output signal is generated according to an oscillating frequency of a controllable oscillator; (b) computing a frequency difference between the output frequency and the target frequency; (c) utilizing a controllable factor adjusting device to provide and to adjust a normalization factor according to the frequency difference, to anticipate a gain of the controllable oscillator and to provide a control signal related with the normalization factor and the frequency difference, wherein the output frequency is related with a product of the normalization factor and the gain of the controllable oscillator; and (d) controlling the controllable oscillator according to the control signal, such that the output frequency approaches to the target frequency.Type: GrantFiled: December 7, 2011Date of Patent: February 12, 2013Assignee: Faraday Technology Corp.Inventors: Yen-Yin Huang, Ken-Yi Pan, Ming-Shih Yu
-
Patent number: 8368445Abstract: A delay-locked loop (DLL) which receives a reference clock signal and outputs an output clock signal is provided. The DLL includes a phase detector, a delay chain, an anti-false lock (AFL) circuit, and a loop filter. The phase detector outputs a first comparison signal according to a phase comparison between the reference clock signal and the output clock signal. The delay chain generates a plurality of strobe clock signals and the output clock signal by delaying the reference clock signal for different intervals. The AFL circuit outputs a second comparison signal according to a phase comparison between the reference clock signal and the strobe clock signals. The loop filter controls the delay time of the output clock signal according to the first and the second comparison signals in order to lock the delay time of the output clock signal at a preset value.Type: GrantFiled: July 1, 2011Date of Patent: February 5, 2013Assignee: Faraday Technology Corp.Inventors: Chih-Hsien Lin, Chih-Wei Mu, Ming-Shih Yu
-
Patent number: 8359486Abstract: A high speed input/output (HSIO) system and a power saving control method for the HSIO system are provided. The HSIO system has a plurality of transmission speed modes. When an external device is connected to the HSIO system and an auto-configuration link is completed, the power saving control method forcibly sets an interface controller to any desired transmission speed specification in accordance with an actual transmission speed of to-be-transmitted data. Therefore, transmission speed mode of a single physical layer can be changed to achieve a low power transmission.Type: GrantFiled: May 20, 2010Date of Patent: January 22, 2013Assignee: Faraday Technology Corp.Inventors: Po-Yao Huang, Chien-Ting Wang
-
Publication number: 20130002320Abstract: A delay-locked loop (DLL) which receives a reference clock signal and outputs an output clock signal is provided. The DLL includes a phase detector, a delay chain, an anti-false lock (AFL) circuit, and a loop filter. The phase detector outputs a first comparison signal according to a phase comparison between the reference clock signal and the output clock signal. The delay chain generates a plurality of strobe clock signals and the output clock signal by delaying the reference clock signal for different intervals. The AFL circuit outputs a second comparison signal according to a phase comparison between the reference clock signal and the strobe clock signals. The loop filter controls the delay time of the output clock signal according to the first and the second comparison signals in order to lock the delay time of the output clock signal at a preset value.Type: ApplicationFiled: July 1, 2011Publication date: January 3, 2013Applicant: FARADAY TECHNOLOGY CORP.Inventors: Chih-Hsien Lin, Chih-Wei Mu, Ming-Shih Yu
-
Patent number: 8345504Abstract: A Random Access Memory (RAM) with a plurality of cells is provided. In an embodiment, the cells of a same column are coupled to a same pair of bit-lines and are associated to a same power controller. Each cell has two inverters; the power controller has two power-switches. For the cells of the same column, the two power-switches respectively perform independent supply voltage controls for the two inverters in each cell according to data-in voltages of the bit-lines during Write operation.Type: GrantFiled: January 19, 2011Date of Patent: January 1, 2013Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Hao-I Yang, Yi-Wei Lin, Wei Hwang, Wei-Chiang Shih, Chia-Cheng Chen
-
Patent number: 8339757Abstract: An ESD protection circuit with multiple domains, which comprises: an ESD protection device, coupled between a first power supplying line and a first ground line; a first internal circuit, having a first terminal coupled to the first power supplying line; a first switch, coupled between a second terminal of the first internal circuit and a second ground line; and a first ESD detection circuit, coupled to the first switch, for detecting an ESD signal, and controls the first switch to be non-conductive when the ESD signal occurs.Type: GrantFiled: April 19, 2010Date of Patent: December 25, 2012Assignee: Faraday Technology Corp.Inventors: Fu-Yi Tsai, Ming-Dou Ker
-
Patent number: 8325512Abstract: SRAM writing system and related apparatus are provided. The writing system of the invention has a dummy replica writing circuit, a negative pulse controller and at least a normal writing circuit; each normal writing circuit includes a write driver and a negative pulse supplier. While writing, the dummy replica writing circuit drives a dummy replica bit-line, such that the negative pulse controller generates a negative pulse control signal according to level of the dummy replica bit-line. In each writing circuit, when the write driver conducts to connect an associated bit-line to a bias end for driving a level transition, the negative pulse supplier switches the bias end from an operation voltage to a different negative pulse voltage according to the received negative pulse control signal.Type: GrantFiled: March 24, 2011Date of Patent: December 4, 2012Assignee: Faraday Technology Corp.Inventors: Ching-Te Chuang, Wei-Chiang Shih, Hung-Yu Lee, Jihi-Yu Lin, Ming-Hsien Tu, Shyh-Jye Jou, Kun-Di Lee
-
Patent number: 8320164Abstract: A static random access memory with data controlled power supply, which comprises a memory cell circuit and at least one Write-assist circuit, for providing power to the memory cell circuit according to data to be written to the memory cell circuit.Type: GrantFiled: January 5, 2011Date of Patent: November 27, 2012Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Hao-I Yang, Mao-Chih Hsia, Yung-Wei Lin, Chien-Yu Lu, Ming-Hsien Tu, Wei Hwang, Shyh-Jye Jou, Chia-Cheng Chen, Wei-Chiang Shih
-
Publication number: 20120290791Abstract: A processor and a method for executing load operation and store operation thereof are provided. The processor includes a data cache and a store buffer. When executing a store operation, if the address of the store operation is the same as the address of an existing entry in the store buffer, the data of the store operation is merged into the existing entry. When executing a load operation, if there is a memory dependency between an existing entry in the store buffer and the load operation, and the existing entry includes the complete data required by the load operation, the complete data is provided by the existing entry alone. If the existing entry does not include the complete data, the complete data is generated by assembling the existing entry and a corresponding entry in the data cache.Type: ApplicationFiled: July 20, 2012Publication date: November 15, 2012Applicant: FARADAY TECHNOLOGY CORP.Inventors: Hui-Chin Yang, Shun-Chieh Chang, Guan-Ying Chiou, Chung-Ping Chung
-
Patent number: 8294604Abstract: Test system and method for analog-to-digital converter (ADC) based on a loopback architecture are provided to test an M-bit ADC. In the invention, an N-bit digital-to-analog converter (DAC) converts a digital input to a basic test signal, a segmentation circuit scales the basic test signal and superposes it with segmentation DC levels for providing corresponding segmented test signals, such that the ADC converts the segmented test signals to reflect result of testing. With the invention, practical loopback architecture of low-cost can be adopted for testing.Type: GrantFiled: March 24, 2011Date of Patent: October 23, 2012Assignee: Faraday Technology Corp.Inventor: Tsung-Yu Lai
-
Patent number: 8275038Abstract: A motion detecting method and a motion detector are provided. The motion detecting method includes the following steps. When the type of the current macro block (MB) is intra-type (I-type) or predictively-coded type (P-type), a first procedure or a second procedure is performed. The first procedure includes setting the active flag of the current MB according to the type of the previous MB. The second procedure includes setting the active flag of the current MB according to the motion vectors of the previous MB and the current MB. The present invention is capable of reducing the probability of erroneous motion judgments.Type: GrantFiled: November 30, 2009Date of Patent: September 25, 2012Assignee: Faraday Technology Corp.Inventor: Wan-Ting Lee
-
Patent number: 8259510Abstract: A disturb-free static random access memory cell includes: a latch circuit having a first access terminal and a second access terminal; a first switching circuit having a first bit transferring terminal coupled to the first access terminal, a first control terminal coupled to a first write word line, and a second bit transferring terminal; a second switching circuit having a third bit transferring terminal coupled to the second access terminal, a second control terminal coupled to a second write word line, and a fourth bit transferring terminal coupled to the second bit transferring terminal; a third switching circuit having a fifth bit transferring terminal coupled to the fourth bit transferring terminal, a third control terminal coupled to a word line, and a sixth bit transferring terminal coupled to a bit line; and a sensing amplifier coupled to the bit line, for determining a bit value appearing at the bit line.Type: GrantFiled: May 3, 2010Date of Patent: September 4, 2012Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Hao-I Yang, Jihi-Yu Lin, Shyh-Chyi Yang, Ming-Hsien Tu, Wei Hwang, Shyh-Jye Jou, Kun-Ti Lee, Hung-Yu Li
-
Patent number: 8243404Abstract: An ESD protection circuit has a merged triggering mechanism. The ESD protection circuit comprises: an ESD detection circuit, for detecting an ESD voltage to generate a control signal; a first type ESD protection device, for outputting a first trigger current; a second type ESD protection device, for receiving a second trigger current; and a trigger circuit, for constituting a conductive path according to the control signal, such that the trigger circuit can receive the first trigger current from the first type ESD protection device and outputs the second trigger current to the second type ESD protection device.Type: GrantFiled: August 18, 2009Date of Patent: August 14, 2012Assignee: Faraday Technology Corp.Inventors: Ming-Dou Ker, Chun-Yu Lin, Fu-Yi Tsai
-
Patent number: 8242824Abstract: A signal delay apparatus, including: a period digitalization circuit, for digitalizing a period of a reference clock signal to generate a digitalized reference period; a delay control signal generator, for generating a delay control signal according to the digitalized reference period, a reference frequency and a required delay indicating signal; and a delay circuit, for delaying an input signal to generate an output signal according to the required delay control signal.Type: GrantFiled: January 28, 2011Date of Patent: August 14, 2012Assignee: Faraday Technology Corp.Inventors: Yen-Yin Huang, Chih-Hsien Lin, Chauo-Min Chen, Ming-Shih Yu
-
Patent number: 8228752Abstract: A memory circuit includes a first memory array, a second memory array and a switch module, wherein the first memory array has a first node and a second node, the second memory array has a third node and a fourth node, the first node is coupled to a first supply voltage, and the fourth supply voltage is coupled to a second supply voltage smaller than the first supply voltage. The switch module is coupled to the second node, the third node, the first supply voltage and the second supply voltage. When the memory circuit is operated under an inactive mode, the switch module electrically connects the second node to the third node, electrically disconnects the second node from the second supply voltage, and electrically disconnects the third node from the first supply voltage.Type: GrantFiled: May 10, 2010Date of Patent: July 24, 2012Assignee: Faraday Technology Corp.Inventors: Hung-Yu Li, Wade Wang, Rick Zheng, James Ma, Kun-Ti Lee, Chia-Cheng Chen
-
Patent number: 8213257Abstract: A Random Access Memory (RAM) is provided. The RAM includes a plurality of word-line drivers, at least a first tracking transistor and a second tracking transistor. Each word-line driver has an input node receiving a decoding signal, a power node receiving an operation voltage and a driving node driving a word-line. In an embodiment, the first tracking transistor has two channel terminal nodes respectively coupled to the driving node of one of the word-line driver and a channel terminal node of the second tracking transistor; wherein the first tracking transistor has electronic characteristics tracking those of a driving transistor of word-line driver, and the second tracking transistor has electronic characteristics tracking those of pass-gate transistor(s) in each cell of the RAM.Type: GrantFiled: August 9, 2010Date of Patent: July 3, 2012Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Yi-Wei Lin, Chia-Cheng Chen, Wei-Chiang Shih
-
Publication number: 20120138961Abstract: A semiconductor package structure includes a package substrate, at least a chip, solder balls, a light emitting/receiving device, a optical intermediary device and an optical transmission device. The package substrate has a first surface, a second surface, a circuit and solder ball pads, wherein each solder ball pad is electrically connected to the circuit. The chip is disposed on the first surface and electrically connected to the circuit. The solder balls are respectively disposed on the solder ball pads. The light emitting/receiving device is disposed on the package substrate and electrically connected to the circuit. The optical intermediary device is disposed above the light emitting/receiving device. The optical transmission device is inserted in the optical intermediary device, wherein a light emitting by the light emitting/receiving device is emitted to the optical transmission device via the optical intermediary device so that an optical signal is transmitted through the optical transmission device.Type: ApplicationFiled: December 7, 2010Publication date: June 7, 2012Applicant: FARADAY TECHNOLOGY CORP.Inventors: Po-Yao Huang, Chia-Yu Jin, Yeong-Jar Chang
-
Patent number: 8169068Abstract: An IO cell with multiple IO ports and related techniques are provided. The IO cell has a plurality of IO ports for transmitting signal of a same IO pin, and each IO port corresponds to a predetermined region for containing an IO pad, wherein at least one of the plural predetermined regions of the plural IO ports partially overlaps with active circuit layout region of the IO cell. In a chip, if a given IO cell has a predetermined region of an IO port overlapping an IO pad location of another adjacent IO cell, then a predetermined region of another IO port is selected for implementing an IO pad of the given IO cell, such that the IO cells can be arranged more compactly for chip layout area saving.Type: GrantFiled: February 1, 2010Date of Patent: May 1, 2012Assignee: Faraday Technology Corp.Inventors: Jeng-Huang Wu, Hung-Yi Chang, Chun Huang
-
Patent number: 8138832Abstract: Class D amplifier is provided. The class D amplifier includes at least a block; each block includes an input circuit, an integrator, a comparator, a driving circuit and two feedback circuits. The input circuit receives a digital input to provide a differential pair of a positive and a negative input signals. The integrator receives the positive and negative input signals and a pair of positive and negative feedback signals for providing a positive error signal according to the positive input signal and the negative feedback signal, and providing a negative error signal according to the negative input signal and the positive feedback signal. The comparator compares between the positive and the negative error signals such that the driving circuit generates a driving output signal according to comparison result. The two feedback circuits respectively providing said positive and negative feedback signals according to the driving output signal.Type: GrantFiled: September 24, 2010Date of Patent: March 20, 2012Assignee: Faraday Technology Corp.Inventors: Wen-Hao Yu, Min-Yuan Wu
-
Patent number: 8078851Abstract: A method for recovering global history shift register (GHSR) and return address stack (RAS) is provided, which is applicable to an instruction pipeline of a processor and includes the following steps. First, provide a branch recovery table (BRT) and a backup stack. Whenever a branch instruction enters a predetermined stage of the instruction pipeline, add a record in the BRT according to the branch instruction. Whenever a return address is popped from the RAS of the instruction pipeline, push the return address into the backup stack. When flushing the instruction pipeline, determine a removal range of the BRT according to the condition which triggers the pipeline flush. Recover the RAS according to the records in the removal range and the backup stack. Remove all records in the removal range. Recover the GHSR of the instruction pipeline according to the removed records.Type: GrantFiled: December 18, 2008Date of Patent: December 13, 2011Assignee: Faraday Technology Corp.Inventors: Guan-Ying Chiou, Yuan-Jung Kuo, Hui-Chin Yang, Tzu-Min Chou, Shun-Chieh Chang, Chung-Ping Chung